Personal Computer XT Hardware Reference Library

# Technical Reference 

## FEDERAL COMMUNICATIONS COMMISSION RADIO FREQUENCY INTERFERENCE STATEMENT

> WARNING: This equipment has been certified to comply with the limits for a Class B computing device, pursuant to Subpart J of Part 15 of FCC rules, Only peripherals (computer input/output devices, terminals, printers, etc.) certified to comply with the Class B limits may be attached to this computer. Operation with non-certified peripherals is likely to result in interference to radio and TV reception.

Notice: As sold by the manufacturer, the IBM Prototype Card does not require certification under the FCC's rules for Class B devices. The user is responsible for any interference to radio or TV reception which may be caused by a user-modified prototype card.

$$
\begin{array}{ll}
\text { CAUTION: } & \begin{array}{l}
\text { This product is equipped with a UL-listed and } \\
\text { CSA-certified plug for the user's safety. It is to be } \\
\text { used in conjunction with a properly grounded }
\end{array} \\
& 115 \text { Vac receptacle to avoid electrical shock. }
\end{array}
$$

## Revised Edition (April 1983)

Changes are periodically made to the information herein; these changes will be incorporated in new editions of this publication.

Products are not stocked at the address below. Requests for copies of this product and for technical information about the system should be made to your authorized IBM Personal Computer dealer.

A Reader's Comment Form is provided at the back of this publication. If this form has been removed, address comments to: IBM Corp., Personal Computer, P.O. Box 1328-C, Boca Raton, Florida 33432. IBM may use or distribute any of the information you supply in any way it believes appropriate without incurring any obligations whatever.
${ }^{\text {© }}$ Copyright International Business Machines Corporation, 1981, 1982, 1983

## PREFACE

The IBM Personal Computer XT Technical Reference manual describes the hardware design and provides interface information for the IBM Personal Computer XT. This publication also has information about the basic input/output system (BIOS) and programming support.

The information in this publication is both introductory and for reference, and is intended for hardware and software designers, programmers, engineers, and interested persons who need to understand the design and operation of the computer.

You should be familiar with the use of the Personal Computer XT, and you should understand the concepts of computer architecture and programming.

This manual has two sections:
"Section 1: Hardware" describes each functional part of the system. This section also has specifications for power, timing, and interface. Programming considerations are supported by coding tables, command codes, and registers.
"Section 2: ROM BIOS and System Usage" describes the basic input/output system and its use. This section also contains the software interrupt listing, a BIOS memory map, descriptions of vectors with special meanings, and a set of low memory maps. In addition, keyboard encoding and usage is discussed.

The publication has seven appendixes:

## Appendix A: ROM BIOS Listings

Appendix B: 8088 Assembly Instruction Set Reference

- Appendix C: Of Characters, Keystrokes, and Color

Appendix D: Logic Diagrams
Appendix E: Specifications
Appendix F: Communications
Appendix G: Switch Settings
A glossary and bibliography are included.

Prerequisite Publication:
Guide to Operations for the IBM Personal Computer XT Part Number 6936810

Suggested Reading:
BASIC for the IBM Personal Computer
Part Number 6025010
Disk Operating System (DOS) for the IBM Personal Computer Part Number 6024061

Hardware Maintenance and Service for the IBM Personal Computer XT<br>Part Number 6936809

MACRO Assembler for the IBM Personal Computer Part Number 6024002

Related publications are listed in the bibliography.

## TABLE OF CONTENTS

Section 1: Hardware
IBM Personal Computer XT System Unit ..... 1-3
IBM Personal Computer Math Coprocesser ..... 1-25
IBM Keyboard ..... 1-65
IBM Expansion Unit ..... 1-71
IBM 80 CPS Printers ..... 1-81
IBM Printer Adapter ..... 1 1.107
IBM Monochrome Display and Printer Adapter ..... 1-113
IBM Monochrome Display ..... 1.121
IBM Color/Graphics Display Adapter ..... 1_123
IBM Color Display ..... 1.149
IBM 5-1/4" Diskette Drive Adapter ..... 1-151
IBM 5-1/4" Diskette Drive ..... 1-175
Diskettes ..... 1_177
IBM Fixed Disk Drive Adapter ..... 1-179
IBM 10MB Fixed Disk Drive ..... 1.195
IBM Memory Expansion Options ..... 1_197
IBM Game Control Adapter ..... 1-203
IBM Prototype Card ..... 1-209
IBM Asynchronous Communications Adapter ..... 1-215
IBM Binary Synchronous Communications Adapter ..... 1-245
IBM Synchronous Data Link Control (SDLC) Communication Adapter ..... 1-265
IBM Communications Adapter Cable ..... 1-295
Section 2:ROM BIOS and System Usage
ROM BIOS ..... 2-2
Keyboard Encoding and Usage ..... 2-11
Appendix A: ROM BIOS Listings ..... A-1
System BIOS ..... A-2
Fixed Disk BIOS ..... A-85
Appendix B: 8088 Assembly Instruction Set Reference ..... B-1
Appendix C: Of Characters. Keystrokes. and Colors ..... C-1
Appendix D: Logic.Diagrams ..... D-1
System Board ..... D-2
Type 1 Keyboard ..... D-12
Type 2 Keyboard ..... D-14
Expansion Board ..... D-15
Extender Card ..... D-16
Receiver Card ..... D-19
Printer ..... D-22
Printer Adapter ..... D-25
Monochrome Display Adapter ..... D-26
Color/Graphics Monitor Adapter ..... D-36
Color Display ..... D-42
Monochrome Display ..... D-44
5-1/4 Inch Diskette Drive Adapter ..... D-45
5-1/4 Inch Diskette Drive _ Type 1 ..... D-49
5-1/4 Inch Diskette Drive _ Type 2 ..... D-52
Fixed Disk Drive Adapter ..... D-54
Fixed Disk Drive _ Type 1 ..... D-60
Fixed Disk Drive _ Type 2 ..... D-63
32K Memory Expansion Option ..... D-66
64K Memory Expansion Option ..... D-69
64/256K Memory Expansion Option ..... D-72
Game Control Adapter ..... D-76
Prototype Card ..... D-77
Asynchronous Communications Adapter ..... D-78
Binary Synchronous Communications Adapter ..... D-79
SDLC Communications Adapter ..... D-81
Appendix E: Specifications ..... E-1
Appendix F: Communications ..... F-1
Appendix G: Switch Settings ..... G-1
Glossary ..... H-1
Index ..... I-1

## INDEX TAB LISTING

Section 1: Hardware

## Section 2: ROM BIOS and System Usage

## Appendix A: ROM BIOS Listings



Appendix B: 8088 Assembly Instruction Set Reference

Appendix C: Of Characters, Keystrokes, and Color

Appendix D: Logic Diagrams

Notes:
Appendix E: Specifications
Appendix F: Communications
Appendix G: Switch Settings
Glossary
Bibliography

Notes:

## SECTION 1: HARDWARE

IBM Personal Computer XT System Unit ..... 1-3
IBM Personal Computer Math Coprocessor ..... 1-25
IBM Keyboard ..... 1-65
IBM Expansion Unit ..... 1-71
IBM 80 CPS Printers ..... 1-81
IBM Printer Adapter ..... 1.107
IBM Monochrome Display and Printer Adapter ..... 1-113
IBM Monochrome Display ..... 1-121
IBM Color/Graphics Display Adapter ..... 1-123
IBM Color Display ..... 1.149
IBM 5-1/4" Diskette Drive Adapter ..... 1-151
IBM 5-1/4" Diskette Drive ..... 1-175
Diskettes ..... 1-177
IBM Fixed Disk Drive Adapter ..... 1.179
IBM 10MB Fixed Disk Drive ..... 1.195
IBM Memory Expansion Options ..... 1-197
IBM Game Control Adapter ..... 1-203
IBM Prototype Card ..... 1-209
IBM Asynchronous Communications Adapter ..... 1-215
IBM Binary Synchronous Communications Adapter ..... 1-245
IBM Synchronous Data Link Control (SDLC) Communication Adapter ..... 1-265
IBM Communications Adapter Cable ..... 1-295


## System Block Diagram

## IBM Personal Computer XT System Unit

The system unit is the center of your IBM Personal Computer XT system. The system unit contains the system board, which features eight expansion slots, the 8088 microprocessor, 40 K of ROM (includes BASIC), 128 K of base R/W memory, and an audio speaker. A power supply is located in the system unit to supply dc voltages to the system board and internal drives.

## System Board

The system board fits horizontally in the base of the system unit and is approximately $8-1 / 2$ by 12 inches. It is a multilayer, single-land-per-channel design with ground and internal planes provided. DC power and a signal from the power supply enter the board through two six-pin connectors. Other connectors on the board are for attaching the keyboard and speaker. Eight 62-pin card edge-sockets are also mounted on the board. The I/O channel is bussed across these eight $\mathbf{I} / \mathbf{O}$ slots. Slot J8 is slightly different from the others in that any card placed in it is expected to respond with a 'card selected' signal whenever the card is selected.

A dual-in-line package (DIP) switch (one eight-switch pack) is mounted on the board and can be read under program control. The DIP switch provides the system software with information about the installed options, how much storage the system board has, what type of display adapter is installed, what operation modes are desired when power is switched on (color or black-and-white, 80 - or 40-character lines), and the number of diskette drives attached.

The system board consists of five functional areas: the processor subsystem and its support elements, the read-only memory (ROM) subsystem, the read/write (R/W) memory subsystem, integrated $\mathbf{I} / \mathbf{O}$ adapters, and the $\mathbf{I} / \mathbf{O}$ channel. All are described in this section.

The heart of the system board is the Intel 8088 microprocessor. This processor is an 8 -bit external bus version of Intel's 16-bit 8086 processor, and is software-compatible with the 8086 . Thus, the 8088 supports 16 -bit operations, including multiply and divide, and supports 20 bits of addressing ( 1 megabyte of storage). It also operates in maximum mode, so a co-processor can be added as a feature. The processor operates at 4.77 MHz . This frequency, which is derived from a $14.31818-\mathrm{MHz}$ crystal, is divided by 3 for the processor clock, and by 4 to obtain the $3.58-\mathrm{MHz}$ color burst signal required for color televisions.

At the $4.77-\mathrm{MHz}$ clock rate, the 8088 bus cycles are four clocks of 210 ns , or 840 ns . I/O cycles take five $210-\mathrm{ns}$ clocks or 1.05 microseconds.

The processor is supported by a set of high-function support devices providing four channels of 20-bit direct-memory access (DMA), three 16-bit timer-counter channels, and eight prioritized interrupt levels.

Three of the four DMA channels are available on the I/O bus and support high-speed data transfers between I/O devices and memory without processor intervention. The fourth DMA channel is programmed to refresh the system dynamic memory. This is done by programming a channel of the timer-counter device to periodically request a dummy DMA transfer. This action creates a memory-read cycle, which is available to refresh dynamic storage both on the system board and in the system expansion slots. All DMA data transfers, except the refresh channel, take five processor clocks of 210 ns , or $1.05 \mu$ s if the processor-ready line is not deactivated. Refresh DMA cycles take four clocks or 840 ns .

The three programmable timer/counters are used by the system as follows: Channel $\mathbf{0}$ is used as a general-purpose timer providing a constant time base for implementing a time-of-day clock; Channel 1 is used to time and request refresh cycles from the DMA channel; and Channel 2 is used to support the tone generation for the audio speaker. Each channel has a minimum timing resolution of $1.05 \mu \mathrm{~s}$.

Of the eight prioritized levels of interrupt, six are bussed to the system expansion slots for use by feature cards. Two levels are used on the system board. Level 0 , the highest priority, is attached to Channel $\mathbf{0}$ of the timer/counter and provides a periodic
interrupt for the time-of-day clock. Level 1 is attached to the keyboard adapter circuits and receives an interrupt for each scan code sent by the keyboard. The non-maskable interrupt (NMI) of the 8088 is used to report memory parity errors.

The system board supports both ROM and R/W memory. It has space for 64 K by 8 of ROM or EPROM. Two module sockets are provided, each of which can accept a 32 K or 8 K device. One socket has 32 K by 8 of ROM, the other 8 K by 8 bytes. This ROM contains the power-on self-test, I/O drivers, dot patterns for 128 characters in graphics mode, and a diskette bootstrap loader. The ROM is packaged in 28-pin modules and has an access time and a cycle time of 250 ns each.

The system board also has from 128 K by 9 to 256 K by 9 of R/W memory. A minimum system would have 128 K of memory, with module sockets for an additional 128 K . Memory greater than the system board's maximum of 256 K is obtained by adding memory cards in the expansion slots. The memory consists of dynamic 64 K by 1 chips with an access time of 200 ns and a cycle time of 345 ns . All R/W memory is parity checked.

The system board contains the adapter circuits for attaching the serial interface from the keyboard. These circuits generate an interrupt to the processor when a complete scan code is received. The interface can request execution of a diagnostic test in the keyboard.

The keyboard interface is a 5-pin DIN connector on the system board that extends through the rear panel of the system unit.

The system unit has a 2-1/4 inch audio speaker. The speaker's control circuits and driver are on the system board. The speaker connects through a 2 -wire interface that attaches to a 3-pin connector on the system board.

The speaker drive circuit is capable of approximately $1 / 2$ watt of power. The control circuits allow the speaker to be driven three different ways: 1.) a direct program control register bit may be toggled to generate a pulse train; 2.) the output from Channel 2 of the timer counter may be programmed to generate a waveform to the speaker; 3.) the clock input to the timer counter can be modulated with a program-controlled I/O register bit. All three methods may be performed simultaneously.


System Board Data Flow (Part 1 of 2)


System Board Data Flow (Part 2 of 2)

| Hex Range | Usage |
| :---: | :---: |
| 000-00F <br> 020-021 <br> 040-043 <br> 060063 <br> 080083 <br> OAX* <br> OCX <br> CEX <br> 200-20F <br> 210217 <br> 220-24F <br> 278-27F <br> 2F0-2F7 <br> 2F8-2FF <br> 300-31F <br> 320-32F <br> 378-37F <br> 380-38C** <br> 380-389** <br> 3A0-3A9 <br> 3B0-3BF <br> 3CO-3CF <br> 3D0-3DF <br> 3EO-3E7 <br> 3F0-3F7 <br> 3F8-3FF | DMA Chip 8237A-5 <br> Interrupt 8259A <br> Timer 8253-5 <br> PPI 8255A-5 <br> DMA Page Registers <br> NMI Mask Register <br> Reserved <br> Reserved <br> Game Control <br> Expansion Unit <br> Reserved <br> Reserved <br> Reserved <br> Asynchronous Communications (Secondary) <br> Prototype Card <br> Fixed Disk <br> Printer <br> SDLC Communications <br> Binary Synchronous Communications (Secondary) <br> Binary Synchronous Communications (Primary) <br> IBM Monochrome Display/Printer <br> Reserved <br> Color/Graphics <br> Reserved <br> Diskette <br> Asynchronous Communications (Primary) |
| - At power-on time, the Non Mask Interrupt into the 8088 is masked off. This mask bit can be set and reset through system software as follows: <br> Set mask: Write hex 80 to I/O Address hex AO (enable NMI) <br> Clear mask: Write hex 00 to I/O Address hex AO (disableNMI) <br> ** SDLC Communications and Secondary Binary Synchronous Communications cannot be used together because their hex addresses overlap. |  |

## I/O Address Map

| Number | Usage |
| :---: | :---: |
| NMI <br> 0 <br> 1 <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 <br> 7 | Parity <br> Timer <br> Keyboard <br> Reserved <br> Asynchronous Communications (Secondary) <br> SDLC Communications <br> BSC (Secondary) <br> Asynchronous Communications (Primary) <br> SDLC Communications <br> BSC (Primary) <br> Fixed Dlsk <br> Diskette <br> Printer |



| Start Address |  | Function |
| :---: | :---: | :---: |
| Decimal | Hex |  |
| 0 | 00000 | 128-256K Read/Write Memory on System Board |
| 16K | 04000 |  |
| 32K | 08000 |  |
| 48K | 0 COOO |  |
| 64K | 10000 |  |
| 80K | 14000 |  |
| 96K | 18000 |  |
| 112K | 10000 |  |
| 128K | 20000 |  |
| 144K | 24000 |  |
| 160K | 28000 |  |
| 176K | 2 COOO |  |
| 192K | 30000 |  |
| 208K | 34000 |  |
| 224K | 38000 |  |
| 240K | 3 COOO |  |
| 256K | 40000 | 384K R/W Memory Expansion in I/O Channel |
| 272K | 44000 |  |
| 288K | 48000 |  |
| 304K | $4 \mathrm{C000}$ |  |
| 320K | 50000 |  |
| 336K | 54000 |  |
| 352K | 58000 |  |
| 368K | $5 \mathrm{C000}$ |  |
| 384K | 60000 |  |
| 400K | 64000 |  |
| 416K | 68000 |  |
| 432K | $6 \mathrm{C000}$ |  |
| 448K | 70000 |  |
| 464K | 74000 |  |
| 480K | 78000 |  |
| 496K | $7 \mathrm{C000}$ |  |
| 512K | 80000 |  |
| 528K | 84000 |  |
| 544K | 88000 |  |
| 560K | $8 \mathrm{C000}$ |  |
| 576K | 90000 |  |
| 592K | 94000 |  |
| 608K | 98000 |  |
| 624K | 9 COOO |  |


| Start Address |  | Function |
| :---: | :---: | :---: |
| Decimal | Hex |  |
| 640K | A0000 | 128K Reserved |
| 656K | A4000 |  |
| 672K | A8000 |  |
| 688K | ACOOO |  |
| 704K | 80000 | Monochrome |
| 720K | B4000 |  |
| 736K | B8000 | Color/Graphics |
| 752K | BCOOO |  |
| 768 K | C0000 |  |
| 784K | C4000 |  |
| 800K | C8000 | Fixed Disk Control |
| 816K | CCOOO | 192K Read Only Memory Expansion and Control |
| 832K | D0000 |  |
| 848K | D4000 |  |
| 864K | D8000 |  |
| 880K | DCOOO |  |
| 896K | E0000 |  |
| 912K | E4000 |  |
| 928K | E8000 |  |
| 944K | EC000 |  |
| 960K | F0000 | 64K Base System ROM BIOS and BASIC |
| 976K | F4000 |  |
| 992K | F8000 |  |
| 1008K | FCOOO |  |

## System Memory Map (Part 2 of 2)



System Board Component Diagram

## System Board Switch Settings

All system board switch settings for total system memory, number of diskette drives, and type of display are located in "Appendix G: Switch Settings."

## I/O Channel

The I/O channel is an extension of the 8088 microprocessor bus. It is, however, demultiplexed, repowered, and enhanced by the addition of interrupts and direct memory access (DMA) functions.

The I/O channel contains an 8-bit, bidirectional data bus, 20 address lines, 6 levels of interrupt, control lines for memory and I/O read or write, clock and timing lines, 3 channels of DMA control lines, memory refresh timing control lines, a channel-check line, and power and ground for the adapters. Four voltage levels are provided for I/O cards: $+5 \mathrm{Vdc},-5 \mathrm{Vdc},+12$ Vdc , and -12 Vdc . These functions are provided in a 62 -pin connector with 100 -mil card tab spacing.

A 'ready' line is available on the $\mathbf{I} / \mathrm{O}$ channel to allow operation with slow I/O or memory devices. If the channel's ready line is not activated by an addressed device, all processor-generated memory read and write cycles take four 210-ns clock or 840-ns/ byte. All processor-generatedI/O read and write cycles require five clocks for a cycle time of $1.05 \mu \mathrm{~s} / \mathrm{byte}$. All DMA transfers require five clocks for a cycle time of $1.05 \mu \mathrm{~s} / \mathrm{byte}$. Refresh cycles occur once every 72 clocks (approximately $15 \mu$ s) and require four clocks or approximately $7 \%$ of the bus bandwidth.

I/O devices are addressed using I/O mapped address space. The channel is designed so that $768 \mathrm{I} / \mathrm{O}$ device addresses are available to the I/O channel cards.

A 'channel check' line exists for reporting error conditions to the processor. Activating this line results in a Non-Maskable Interrupt (NMI) to the 8088 processor. Memory expansion options use this line to report parity errors.

The I/O channel is repowered to provide sufficient drive to power all eight (Jl through J8) expansion slots, assuming two low-power Schottky (LS) loads per slot. The IBM I/O adapters typically use only one load.

Timing requirements on slot $\mathbf{J} 8$ are much stricter than those on slots $\mathbf{J} 1$ through $\mathbf{J} 7$. Slot $\mathbf{J} 8$ also requires the card to provide a signal designating when the card is selected. The following pages describe the system board's I/O channel.

Rear Panel


## 1/0 Channel Description

The following is a description of the IBM Personal Computer XT I/O Channel. All lines are TTL-compatible.

| Signal | I/O | Description |
| :---: | :---: | :---: |
| OSC | 0 | Oscillator: High-speed clock with a 70-ns period ( 14.31818 MHz ). It has a $50 \%$ duty cycle. |
| CLK | 0 | System clock: It is a divide-by-three of the oscillator and has a period of 210 ns (4.77 MHz ). The clock has a $33 \%$ duty cycle. |
| RESET DRV | O | This line is used to reset or initialize system logic upon power-up or during a low line voltage outage. This signal is synchronized to the falling edge of clock and is active high. |
| AO-A19 | 0 | Address bits $\mathbf{0}$ to 19: These lines are used to address memory and I/O devices within the system. The 20 address lines allow access of up to 1 megabyte of memory. A0 is the least significant bit (LSB) and A19 is the most significant bit (MSB). These lines are generated by either the processor or DMA controller. They are active high. |
| D0-D7 | I/O | Data Bits 0 to 7: These lines provide data bus bits 0 to 7 for the processor, memory, and I/O devices. DO is the least significant bit (LSB) and D7 is the most significant bit (MSB). These lines are active high. |
| ALE | O | Address Latch Enable: This line is provided by the 8288 Bus Controller and is used on the system board to latch valid addresses from the processor. It is available to the I/O channel as an indicator of a valid processor address (when used with AEN). Processor addresses are latched with the failing edge of ALE. |


| Signal | 1/0 | Description |
| :---: | :---: | :---: |
| $\overline{\mathrm{I} / \mathrm{O} \mathrm{CH} \mathrm{CK}}$ | I | -I/O Channel Check: This line provides the processor with parity (error) information on memory or devices in the I/O channel. When this signal is active low, a parity error is indicated. |
| I/O CH RDY | I | I/O Channel Ready: This line, normally high (ready), is pulled low (not ready) by a memory or I/O device to lengthen I/O or memory cycles. It allows slower devices to attach to the I/O channel with a minimum of difficulty. Any slow device using this line should drive it low immediately upon detecting a valid address and a read or write command. This line should never be held low longer than 10 clock cycles. Machine cycles (I/O or memory) are extended by an integral number of CLK cycles (210 ns). |
| IRQ2-IRQ 7 | I | Interrupt Request 2 to 7: These lines are used to signal the processor that an I/O device requires attention. They are prioritized with IRQ2 as the highest priority and IRQ7 as the lowest. An Interrupt Request is generated by raising an IRQ line (low to high) and holding it high until it is acknowledged by the processor (interrupt service routine). |
| $\overline{\mathrm{IOR}}$ | 0 | -I/O Read Command: This command line instructs an I/O device to drive its data onto the data bus. It may be driven by the processor or the DMA controller. This signal is active low. |
| $\overline{\text { IOW }}$ | 0 | -I/O Write Command: This command line instructs an I/O device to read the data on the data bus. It may be driven by the processor or the DMA controller. This signal is active low. |


| MEMR | OMemory Read Command: This command <br> line instructs the memory to drive its data <br> onto the data bus. It may be driven by the <br> processor or the DMA controller. This <br> signal is active low. |
| :--- | :---: | :--- |
| DEMW | ODRQ1-DRQ3 I <br> Memory Write Command: This command <br> line instructs the memory to store the data <br> present on the data bus. It may be driven <br> by the processor or the DMA controller. <br> This signal is active low. <br> DMA Request 1 to 3: These lines are <br> asynchronous channel requests used by <br> peripheral devices to gain DMA service. <br> They are prioritized with DRQ3 being the <br> lowest and DRQ1 being the highest. A <br> request is generated by bringing a DRQ <br> line to an active level (high). A DRQ line <br> must be held high until the corresponding |
| DACK line goes active. |  |


| DACKO- | O | -DMA Acknowledge $\mathbf{0}$ to 3: These lines <br> are used to acknowledge DMA requests <br> (DRQ1-DRQ3) and to refresh system <br> dynamic memory (DACKO). They are |
| :--- | :---: | :--- |
| active low. |  |  |

TIC O Terminal Count: This line provides a pulse when the terminal count for any DMA channel is reached. This signal is active high.

## Signal

CARD SLCTD I -Card Selected: This line is activated by cards in expansion slot J8. It signals the system board that the card has been selected and that appropriate drivers on the system board should be directed to either read from, or write to, expansion slot J8. Connectors J 1 through J8 are tied together at this pin, but the system board does not use their signal. This line should be driven by an open collector device.

The following voltages are available on the system board I/O channel:
$+5 \mathrm{Vdc} \pm 5 \%$, located on 2 connector pins $-5 \mathrm{Vdc} \pm 10 \%$, located on 1 connector pin
$+12 \mathrm{Vdc} \pm 5 \%$, located on 1 connector pin $-12 \mathrm{Vdc} \pm 10 \%$, located on 1 connector pin GND (Ground), located on 3 connector pins

## Speaker Interface

The sound system has a small, permanent-magnet, 2-1/4 inch speaker. The speaker can be driven from one or both of two sources:

- An 8255A-5 PPI output bit. The address and bit are defined in the "I/O Address Map."
- A timer clock channel, the output of which is programmable within the functions of the 8253-5 timer when using a $1.19-\mathrm{MHz}$ clock input. The timer gate also is controlled by an 8255A-5 PPI output-port bit. Address and bit assignment are in the "I/O Address Map."


PPI Bit 0, I/O Address Hex 0061

## Speaker Drive System Block Diagram

Channel 2 (Tone generation for speaker)
Gate 2 - Controlled by 8255A-5 PPI Bit (See I/O Map)
Clock In 2 - 1.19318-MHz OSC
Clock Out 2- Used to drive speaker

## Speaker Tone Generation

The speaker connection is a 4-pin Berg connector. See "System Board Component Diagram," earlier in this section, for speaker connection or placement.

| Pin | Function |
| :---: | :--- |
| 1 | Data |
| 2 | Key |
| 3 | Ground |
| 4 | +5 Volts |

## Speaker Connector

## 1-20 System Unit

## Power Supply

The system dc power supply is a 130 -watt, 4 voltage level switching regulator. It is integrated into the system unit and supplies power for the system unit, its options, and the keyboard. The supply provides 15 A of +5 Vdc , plus or minus $5 \%, 4.2 \mathrm{~A}$ of +12 Vdc , plus or minus $5 \%, 300 \mathrm{~mA}$ of -5 Vdc , plus or minus $10 \%$, and 250 mA of -12 Vdc , plus or minus $10 \%$. All power levels are regulated with over-voltage and over-current protection. The input is 120 Vac and fused. If dc over-load or over-voltage conditions exist, the supply automatically shuts down until the condition is corrected. The supply is designed for continuous operation at 130 watts.

The system board takes approximately 2 to 4 A of +5 Vdc , thus allowing approximately 11 A of +5 Vdc for the adapters in the system expansion slots. The +12 Vdc power level is designed to power the internal $5-1 / 4$ inch diskette drive and the 10 M fixed disk drive. The -5 Vdc level is used for analog circuits in the diskette adapter phase lock loop. The +12 Vdc and -12 Vdc are used for powering the EIA drivers for the communications adapters. All four power levels are bussed across the eight system expansion slots.

The IBM Monochrome Display has its own power supply, receiving its ac power from the system unit power system. The ac output for the display is switched on and off with the power switch and is a nonstandard connector, so only the IBM Monochrome Display can be connected.

## Operating Characteristics

The power supply is located at the right rear area of the system unit. It supplies operating voltages to the system board, and IBM Monochrome Display, and provides two separate connections for power to the 5-1/4 inch diskette drive and the fixed disk drive. The nominal power requirements and output voltages are listed in the following tables:

| Voltage @ $\mathbf{5 0 / 6 0} \mathbf{~ H z}$ |  |  |
| :---: | :---: | :---: |
| Nominal Vac | Minimum Vac | Maximum Vac |
| 110 | 90 | 137 |

## Input Requirements

Frequency: $50 / 60 \mathrm{~Hz}+/-3 \mathrm{~Hz}$
Current: 4.1 A max @ 90 Vac

| Voltage (Vdc) | Current (Amps) |  | Regulation (Tolerance) |  |
| :---: | :---: | :---: | :---: | :---: |
| Nominal | Minimum | Maximum | $+\%$ | $-\%$ |
| +5.0 | 2.3 | 15.0 | 5 | 4 |
| -5.0 | 0.0 | 0.3 | 10 | 8 |
| +12.0 | 0.4 | 4.2 | 5 | 4 |
| -12.0 | 0.0 | 0.25 | 10 | 9 |

Vdc Output

| Voltage (Vac) | Current (Amps) |  | Voltage Limits (Vac) |  |
| :---: | :---: | :---: | :---: | :---: |
| Nominal | Minimum | Maximum | Minimum | Maximum |
| 120 | 0.0 | 1.0 | 88 | 137 |

## Vac Output

## Power Supply Connectors and Pin Assignments

The power connector on the system board is a 12-pin male connector that plugs into the power-supply connectors. The pin configurations and locations are shown below:


Power Supply and Connectors

## Over-Voltage/Over-Current Protection

| Voltage Nominal Vac | Type Protection | Rating Amps |
| :---: | :---: | :---: |
| 110 | Fuse | 5 |

Power On/Off Cycle: When the supply is turned off for a minimum of 1.0 second, and then turned on, the power-good signal will be regenerated.

The power-good signal indicates that there is adequate power to continue processing. If the power goes below the specified levels, the power-good signal triggers a system shutdown.

This signal is the logical AND of the dc output-voltage sense signal and the ac input voltage fail signal. This signal is TTL-compatible up-level for normal operation or down-level for fault conditions. The ac fail signal causes power-good to go to a down-level when any output voltage falls below the regulation limits.

The dc output-voltage sense signal holds the power-good signal at a down level (during power-on) until all output voltages have reached their respective minimum sense levels. The power-good signal has a turn-on delay of at least 100 ms but no greater than 500 ms .

The sense levels of the dc outputs are:

| Output <br> (Vdc) | Minimum <br> $($ Vdc) | Sense Voltage Nominal <br> $(\mathrm{Vdc})$ | Maximum <br> $(\mathrm{Vdc})$ |
| :---: | :---: | :---: | :---: |
| +5 | +4.5 | +5.0 | +5.5 |
| -5 | -4.3 | -5.0 | -5.5 |
| +12 | +10.8 | +12.0 | +13.2 |
| -12 | -10.2 | -12.0 | -13.2 |

## IBM Personal Computer Math Coprocessor

The IBM Personal Computer Math Coprocessor enables the IBM Personal Computer to perform high speed arithmetic, logarithmic functions, and trigonometric operations with extreme accuracy.

The coprocessor works in parallel with the processor. The parallel operation decreases operation time by allowing the coprocessor to do mathematical calculations while the processor continues to do other functions.

The first five bits of every instruction opcode for the coprocessor are identical (11011 binary). When the processor and the coprocessor see this instruction opcode, the processor calculates the address, of any variables in memory, while the coprocessor checks the instruction. The coprocessor will then take the memory address from the processor if necessary. To access locations in memory, the coprocessor takes the local bus from the processor when the processor finishes its current instruction. When the coprocessor is finished with the memory transfer, it returns the local bus to the processor.

The IBM Math Coprocessor works with seven numeric data types divided into the three classes listed below.

Binary integers (3 types)

- Decimal integers (1 type)
- Real numbers (3 types)


## Programming Interface

The coprocessor extends the data types, registers, and instructions to the processor.

The coprocessor has eight 80-bit registers which provide the equivalent capacity of 40 16-bit registers found in the processor. This register space allows constants and temporary results to be held in registers during calculations, thus reducing memory access and improving speed as well as bus availability. The register space can be used as a stack or as a fixed register set. When used as a stack, only the top two stack elements are operated on: when used as a fixed register set, all registers are operated on. The Figure below shows representations of large and small numbers in each data type.

| Data Type | Bits | Significant <br> Digits (Decimal) | Approximate Range (decimal) |
| :--- | :---: | :---: | :--- |
| Word Integer | 16 | 4 | $-32,768 \leqslant X \leqslant+32,767$ |
| Short Integer | 32 | 9 | $-2 \times 10^{9} \leqslant X \leqslant+2 \times 10^{9}$ |
| Long Integer | 64 | 18 | $-9 \times 10^{18} \leqslant X \leqslant+9 \times 10^{18}$ |
| Packed Decimal | 80 | 18 | $-99 \ldots . .99 \leqslant X \leqslant+99 \ldots 99$ (18 digits) |
| Short Real | 32 | $6-7$ | $8.43 \times 10^{-37} \leqslant 1 X 1 \leqslant 3.37 \times 10^{38}$ |
| Long Real $^{*}$ | 64 | $15-16$ | $4.19 \times 10^{-307} \leqslant 1 X 1 \leqslant 1.67 \times 10^{308}$ |
| Temporary Real | 80 | 19 | $3.4 \times 10^{-4932} \leqslant 1 X 1 \leqslant 1.2 \times 10^{4932}$ |

*The short and long real data types correspond to the single and double precision data types

## Data Types

## Hardware Interface

The coprocessor utilizes the same clock generator and system bus interface components as the processor. The coprocessor is wired directly into the processor, as shown in the coprocessor interconnection diagram. The processor's queue status lines (QSO and QS1) enable the coprocessor to obtain and decode instructions simultaneously with the processor. The coprocessor's busy signal informs the processor that it is executing; the processor's WAIT instruction forces the processor to wait until the coprocessor is finished executing (WAIT for NOT BUSY).

When an incorrect instruction is sent to the coprocessor (for example; divide by zero or load a full register), the coprocessor can signal the processor with an interrupt. There are three conditions that will disable the coprocessor interrupt to the processor:

1. Exception and Interrupt Enable bits of the control word are set to l's.
2. System board switch block 1 switch 2 set in the On position.
3. NMI Mask REG is set to zero.

At power-on time the NMI Mask REG is cleared to disable the NMI. Any software using the coprocessor's interrupt capability must ensure that conditions 2 and 3 are never met during the operation of the software or an "Endless Wait" will occur. An "Endless Wait" will have the processor waiting for the "Not Busy" signal from the coprocessor while the coprocessor is waiting for the processor to interrupt.

Because a memory parity error may also cause an interrupt to the 8088 NMI line, the program should check that a parity error did not occur (by reading the 8255 port), then clear exceptions by executing the FNSAVE or the FNCLEX instruction. In most cases, the status word would be looked at, and the exception would be identified and acted upon.

The NMI Mask REG and the coprocessors interrupt are tied to the NMI line through the NMI interrupt logic. Minor conversions of software designed for use with an 8087 must be made before existing software will be compatible with the IBM Personal Computer Math Coprocessor.


## Coprocessor Interconnection

## Control Unit

The control unit (CU) of the coprocessor and the processor fetch all instructions at the same time, as well as every byte of the instruction stream at the same time. The simultaneous fetching allows the coprocessor to know what the processor is doing at all times. This is necessary to keep a coprocessor instruction from going unnoticed. Coprocessor instructions are mixed with processor instructions in a single data stream. To aid the coprocessor in tracking the processor, nine status lines are interconnected (QS0, QS1, and S0 through S6).


Coprocessor Block Diagram

## Register Stack

Each of the eight registers in the coprocessor's register stack is $\mathbf{8 0}$ bits wide, and each is divided into the "fields" shown in the figure below. The format in the figure below corresponds to the coprocessor's temporary real data type that is used for all calculations.

The ST field in the status word identifies the current top-of-stack register. A load (''push') operation decreases ST by 1 and loads a new value into the top register. A store operation stores the value from the current top register and then increases ST by 1. Thus, the coprocessor's register stack grows "down" toward lower-addressed registers.

Instructions may address registers either implicitly or explicitly. Instructions that operate at the top of the stack, implicitly address the register pointed to by ST. The instruction, FSQRT, replaces the number at the top with its square root; this instruction takes no operands, because the top-of-stack register is implied as the operand. Other instructions specify the register that is to be used. Explicit register addressing is "top-relative." The expression, ST, denotes the current stack top, and ST(i) refers to the ith register from the ST in the stack. If ST contains "binary 01 1" (register 3 is the top of the stack), the instruction, FADD ST,ST(2), would add registers 3 and 5 .

Passing subroutine parameters to the register stack eliminates the need for the subroutine to know which registers actually contain the parameters. This allows different routines to call the same subroutine without having to observe a convention for passing parameters in dedicated registers. As long as the stack is not full, each routine simply loads the parameters to the stack and calls the subroutine.


Register Structure

## Status Word

The status word reflects the overall condition of the coprocessor. It may be stored in memory with a coprocessor instruction then inspected with a processor code. The status word is divided into the fields shown in the figure below. Bit 15 (BUSY) indicates when the coprocessor is executing an instruction $(B=1)$ or when it is idle $(B=0)$.

Several instructions (for example, the comparison instructions) post their results to the condition code (bits 14 and 10 through 8 of the status word). The main use of the condition code is for conditional branching. This may be accomplished by first executing an instruction that sets the condition code, then storing the status word in memory, and then examining the condition code with processor instructions.

Bits 13 through 11 of the status word point to the coprocessor register that is the current stack top (ST). Bit 7 is the interrupt request field, and bits 5 through 0 are set to indicate that the numeric execution unit has detected an exception while executing the instruction.

(1) ST values:

$$
\begin{aligned}
& 000=\text { register } 0 \text { is stack top } \\
& 001=\text { register } 1 \text { is stack top } \\
& 111=\text { register } 7 \text { is stack top }
\end{aligned}
$$

[^0]
## Control Word

The coprocessor provides several options that, are selected by loading a control word register.

(1) Interrupt-Enable Mask:

0 = Interrupts Enabled
1 = Interrupts Disabled (Masked)
(2) Precision Control:
$00=24$ bits
$01=$ (reserved)
$10=53$ bits
$11=64$ bits
(3) Rounding Control:
$00=$ Round to Nearest or Even
$01=$ Round Down (toward $\infty$ )
$10=$ Round Up (toward $\infty$ )
$11=$ Chop (Truncate Toward Zero)
(4) Infinity Control:
$0=$ Projective $1=$ Affine

## Control Word Format

## Tag Word

The tag word marks the content of each register, as shown in the Figure below. The main function of the tag word is to optimize the coprocessor's performance under certain circumstances, and programmers ordinarily need not be concerned with it.


Tag values:
$00=$ Valid (Normal or Unnormal)
$01=$ Zero (True)
$10=$ Special (Not-A-Number, $\infty$, or Denormal)
11 = Empty

## Tag Word Format

## Exception Pointers

The exception pointers in the figure below are provided for user-written exception handlers. When the coprocessor executes an instruction, the control unit saves the instruction address and the instruction opcode in the exception pointer registers. An exception handler subroutine can store these pointers in memory and determine which instruction caused the exception.

(1) 20 -bit physical address
(2) 11 least significant bits of opcode: 5 most significant bits are always
COPROCESSOR HOOK (11011B)

## Exception Pointers Format

## Number System

The figure below shows the basic coprocessor real number system on a real number line (decimal numbers are shown for clarity, although the coprocessor actually represents numbers in binary). The dots indicate the subset of real numbers the coprocessor can represent as data and final results of calculations. The coprocessor's range is approximately $\pm 4.19 \times 10^{307}$ to $\pm 1.67 \times 10^{308}$.

The coprocessor can represent a great many of, but not all, the real numbers in its range. There is always a "gap" between two adjacent coprocessor numbers, and the result of a calculation may fall within this space. When this occurs, the coprocessor rounds the true result to a number it can represent.

The coprocessor actually uses a number system that is a superset of that shown in the figure below. The internal format (called temporary real) extends the coprocessor's range to about $\pm 3.4 \times 10^{-4932}$ to $\pm 1.2 \times 10^{4932}$, and its precision to about 19 (equivalent decimal) digits. This format is designed to provide extra range and precision for constants and intermediate results, and is not normally intended for data or final results.


Coprocessor Number System

## Instruction Set

On the following pages are descriptions of the operation for the coprocessor's 69 instructions.

An instruction has two basic types of operands - sources and destinations. A source operand simply supplies one of the "inputs" to an instruction; it is not altered by the instruction. A destination operand may also provide an input to an instruction. It is distinguished from a source operand, however, because its content can be altered when it receives the result produced by that operation; that is the destination is replaced by the result.

The operands of any instructions can be coded in more than one way. For example, FADD (add real) may be written without operands, with only a source, or with a destination and a source operand. The instruction descriptions use the simple convention of separating alternative operand forms with slashes; the slashes, however, are not coded. Consecutive slashes indicate there are no explicit operands. The operands for FADD are thus described as:
// source/destination, source
This means that FADD may be written in any of three ways:

## FADD

## FADD source

## FADD destination,source

It is important to bear in mind that memory operands may be coded with any of the processor's memory addressing modes.

## FABS

FABS (absolute value) changes the top stack element to its absolute value by making its sign positive.

| FABS (no operands) |  |  | Excaptions: 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | $\begin{aligned} & \text { Trans- } \\ & \text { fers } \\ & 8088 \end{aligned}$ | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 14 | 10-17 | 0 | 2 | FABS |

## FADD

## Addition

FADD / / source/destination,source
FADDP destination,source

## FIADD source

The addition instructions (add real, add real and pop, integer add) add the source and destination operands and return the sum to the destination. The operand at the stack top may be doubled by coding FADD ST,ST(0).

| FADD | Exceptions: I, D, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes | Coding Exampla |
|  | Typical | Ranga |  |  |  |
| //ST,ST(i)/ST(i),ST | 85 | 70.100 | 0 | 2 | FADD ST,ST(4) |
| short-raal | 105+EA | 90.120+EA | 4 | $2-4$ | FADD AIR_TEMP [S!] |
| long-raal | 110+EA | 95-125+EA | 8 | 2.4 | FADD [BX],MEAN |


| FADDP | Exceptions: I, D, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytas |  |
|  | Typical | Ranga |  |  |  |
| ST(1),ST | 90 | 75-105 | 0 | 2 | FADD ST(2), ST |

## 1-36 Coprocessor

| FIADD | Excaptions: I, D, O, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| word-integer short-integar | $\begin{aligned} & 120+E A \\ & 125+E A \end{aligned}$ | $\begin{aligned} & 102-137+E A \\ & 108-143+E A \end{aligned}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & 2-4 \\ & 2-4 \end{aligned}$ | FIADD DISTANCE_TRAVELLED FIADD PULSE_COUNT[SI] |

## FBLD

## FBLD Source

FBLD (packed decimal BCD) load)) converts the content of the source operand from packed decimal to temporary real and loads (pushes) the result onto the stack. The packed decimal digits of the source are assumed to be in the range $\mathbf{X}$ ' $0-9 \mathrm{H}^{\prime}$.

| FBLD | Exceptions: I |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transters 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| packed-decimal | 300+EA | 290-310+EA | 10 | 2-4 | FBLD YTO_SALES |

## FBSTP

## FBSTP destination

FBSTP (packed decimal (BCD) store and pop) performs the inverse of FBLD, where the stack top is stored to the destination in the packed-decimal data type.

| FBSTP |  |  |  |  |  |  | Exceptions: 1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers | Bytes | Coding Example |  |  |  |  |  |  |
|  | Typical | Range | 8088 |  |  |  |  |  |  |  |  |
|  | $530+E A$ | $520-542+E A$ | 12 | $2-4$ | FBSTP [BX].FORCAST |  |  |  |  |  |  |

## FCHS

FCHS (change sign) complements (reverses) the sign of the top stack element.

| FCHS (no operands) |  |  | Exceptions: I |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfars 8088 | Bytas | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 15 | 10.17 | 0 | 2 | FCHS |

## FCLEX/FNCLEX

FCLEX/FNCLEX (clear exceptions) clears all exception flags, the interrupt request flag, and the busy flag in the status word.

| FCLEX/FNCLEX (no operands) |  |  | Exceptions: None |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | $\begin{aligned} & \text { Trans- } \\ & \text { fers } \\ & 8088 \end{aligned}$ | Bytes | Coding Example |
|  | Typical | Ranga |  |  |  |
| (no operands) | 5 | 2-8 | 0 | 2 | fnclex |

## FCOM

FCOM//source
FCOM (compare real) compares the stack top to the source operand. This results in the setting of the condition code bits.

| FCDM | Exceptions: I, D |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | $\begin{array}{\|l} \text { Trans. } \\ \text { fers } \\ 8088 \end{array}$ | 8ytes | Coding Example |
|  | Typical | Range |  |  |  |
| //ST(i) | 45 | 40-50 | 0 | 2 | FCOM ST(1) |
| short-real | 65+EA | 60.70+EA | 4 | 2.4 | FCOM [BP.] UPPER_LIMIT |
| long-real | 70+EA | 65-75+EA | 8 | 2-4 | FCOM WAVELENGTH |


| C3 | C0 | Order |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{ST}>$ source |
| 0 | 1 | $\mathrm{ST}<$ source |
| 1 | 0 | $\mathrm{ST}=$ source |
| 1 | 1 | ST ? source |

NANS and $\infty$ (projective) cannot be compared and return $\mathrm{C}=\mathrm{CO}=1$ as shown above.

## FCOMP

FCOMP/ /source
FCOMP (compare real and pop) operates like FCOM, and in addition pops the stack.

| FCOMP |  | Exceptions: I, D |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers | Bytes | Coding Example |  |
|  | Typical | Range |  |  |  |  |
|  | 47 | $42-52$ | 0 | 2 | FCOMP ST(2) |  |
| short-real | $68+E A$ | $63-73+E A$ | 4 | $2-4$ | FCOMP [BP].N_READINGS |  |
| long-real | $72+E A$ | $67-77+E A$ | 8 | $2-4$ | FCOMP DENSITY |  |

## FCOMPP

FCOMPP/ /source
FCOMPP (compare real and pop twice) operates like FCOM and, additionally, pops the stack twice, discarding both operands. The comparison is of the stack top to $\mathrm{ST}(1)$; no operands may be explicitly coded.

| FCOMPP (no operands) |  |  | Exceptions: I, $\mathbf{D}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clacks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 50 | 45-55 | 0 | 2 | FCOMPP |

## FDECSTP

FDECSTP (decrement stack pointer) subtracts 1 from ST, the stack top pointer in the status word.

| FDECSTP (no operands) |  |  | Exceptions: None |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 9 | 6.12 | 0 | 2 | FDECSTP |

## FDISI/FNDISI

FDISI/FNDISI (disable interrupts) sets the interrupt enable mask in the control word.

| FDISI/FNDISI (no operands) |  | Exceptions: None |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8098 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
|  | 5 | $2-8$ | 0 | 2 | FDISI |

## FDIV

Normal division
FDIV / /source/ destination,source
FDIVP destination, source

## FIDIV source

The normal division instructions (divide real, divide real and pop, integer divide) divide the destination by the source and return the quotient to the destination.

| FDIV | Excaptions: I, D, Z, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans fars <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| //ST(i),ST | 198 | 193-203 | 0 | 2 | FDIV |
| short-real | 220+EA | 215-225+EA | 4 | 2.4 | FOIV DISTANCE |
| long-real | 225+EA | 220-230+EA | 8 | 2.4 | FDIV ARC[DI] |


| FDIVP |  |  | Exceptions: I, D, Z, O, U, p |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers <br> 8088 | Bytas | Coding Example |
|  | Typical | Range |  |  |  |
| ST(i),ST | 202 | 197-207 | 0 | 2 | FDIVP ST(4), ST |


| FIDIV | Exceptions: I, D, Z, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| word-integer short-integer | $\begin{aligned} & 230+E A \\ & 236+E A \end{aligned}$ | $\begin{aligned} & 224-238+E A \\ & 230-243+E A \end{aligned}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & 2-4 \\ & 2-4 \end{aligned}$ | FIDIV SURVEY.OBSERVATIONS FIDIV RELATIVE_ANGLE[DI] |

## FDIVR

## Reversed Division

FDIVR / /source/ destination,source

## FDIVRP destination,source

## FIDIVR source

The reversed division instructions (divide real reversed, divide real reversed and pop, integer divide reversed) divide the source operand by the destination and return the quotient to the destination.

| FDIVR | Exceptions: I, D, Z, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| //ST,ST(i)/ST(i),ST | 199 | 194-204 | 0 | 2 | FDIVR ST(2), ST |
| short-real | 221+EA | 216-226+EA | 6 | 2-4 | FDIVR (BX).PULSE_RATE |
| long-real | 226+EA | 221-231+EA | 8 | $2-4$ | FDIVR RECORDER.FREQUENCY |


| FDIVRP |  |  | Exceptions: I, D, Z, O, U, P |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |  |
|  | Typical | Range |  |  |  |  |  |
| ST(i),ST | 203 | $198-208$ | 0 | 2 | FDIVAP ST(1), ST |  |  |


| FIDIVR | Exceptions: I, D, Z, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes |  |
|  | Typical | Range |  |  |  |
| word-integer short-integer | $\begin{aligned} & 230+E A \\ & 237+E A \end{aligned}$ | $\begin{aligned} & \text { 225-239+EA } \\ & 231-245+E A \end{aligned}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & 2-4 \\ & 2-4 \end{aligned}$ | FIDIVR [BP].X_COORD FIDIVR FREQUENCY |

## FENI/FNENI

FENI/FNENI (enable interrupts) clear the interrupt enable mask in the control word.

| FENI/FNENI (no operands) |  |  |  |  |  |  | Exceptions: Nons |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Operands | Exocution Clocks | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |  |  |  |  |  |
|  | Typical | Range |  |  |  |  |  |  |  |  |
| (no operands) | 5 | $2-8$ | 0 | 2 | FNENI |  |  |  |  |  |

## FFREE

## FFREE destination

FFREE (free register) changes the destination register's tag to empty; the content of the register is not affected.

| FFREE |  | Exceptions: None |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Operands | Exacution Clocks |  | $\begin{array}{c}\text { Trans- } \\ \text { fers }\end{array}$ | Bytes | Coding Example |
|  | Typical | Ranye | 8088 |  |  |$)$

## FICOM

## FICOM source

FICOM (integer compare) compares the source to the stack top.

| FICOM | Exceptions: I, D |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clacks |  | Transfers 8088 | Bytes |  |
|  | Typical | Range |  |  | Coding Exampla |
| word-integer short-integer | $\begin{aligned} & 80+E A \\ & 85+E A \end{aligned}$ | $\begin{aligned} & 72-86+E A \\ & 78-91+E A \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 2-4 \\ & 2-4 \end{aligned}$ | FICOM TOOL.N_PASSES FICOM [BP+41].PARM_COUNT |

## FICOMP

## FICOMP source

FICOMP (integer compare and pop) operates the same as FICOM and additionally pops the stack.

| FICOMP | Exceptions: I, D |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oparands | Execution Clacks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| word-integer | 82+EA | 74-88+EA | 2 | 2-4 | FICOMP [BP].LIMIT [SI] |
| short-integer | 87+EA | 80-93+EA | 4 | 2-4 | FICOMP N_SAMPLES |

## FILD

## FILD source

FILD (integer load) loads (pushes) the source onto the stack.

| FILD |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: |
| Operands | Exacution Clocks |  |  |  |  |  |
|  | Trans- <br> fers | Bytes | Coding Example |  |  |  |
|  | Typical | Range |  |  |  |  |
| word-integer | $50+E A$ | $46-54+E A$ | 2 | $2-4$ | FILD [BX].SEQUENCE |  |
| short-integer | $56+E A$ | $52-60+E A$ | 4 | $2-4$ | FILD STANDOFF[DI] |  |
| long-integer | $64+E A$ | $60-68+E A$ | 8 | $2-4$ | FILD RESPONSE.COUNT |  |

## FINCSTP

FINCSTP (increment stack pointer) adds 1 to the stack top pointer (ST) in the status word.

| FINCSTP (no operands) |  | Exceptions: None |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Operands | Execution Clocks | Trans- <br> fers <br> 8088 | Bytes | Coding Exampla |  |
|  | Typical | Range |  |  |  |
|  | 9 | $6-12$ | 0 | 2 | FINCSTP |

## FINIT/FNINIT

FINIT/FNINIT (initialize processor) performs the functional equivalent of a hardware RESET.

| FINIT/FNINIT (no operands) |  | Exceptions: None |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Operands | Execution Clacks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 5 | $2-8$ | 0 | 2 | FINIT |


| Field | Value | Interpretation |
| :--- | :--- | :--- |
| Control Word |  |  |
| Infinity Control | 0 | Projective |
| Rounding Control | 00 | Round to nearest |
| Precision Control | 11 | 64 bits |
| Interrupt-enable Mask | 1 | Interrupts disabled |
| Exception Masks | 111111 | All exceptions masked |
| Status Word |  |  |
| Busy | 0 | Not Busy |
| Condition Code | ???? | (Indeterminate) |
| Stack Top | 000 | Empty stack |
| Interrupt Request | 0 | No interrupt |
| Exception Flags | 000000 | No exceptions |
| Tag Word |  |  |
| Tags | 11 | Empty |
| Registers | N.C. | Not changed |
| Exception Pointers |  |  |
| Instruction Code | N.C. | Not changed |
| Instruction Address | N.C. | Not changed |
| Operand Address | N.C. | Not changed |

## FIST

## FIST destination

FIST (integer store) stores the stack top to the destination in the integer format.

| FIST |  |  | Exceptions: I, P |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | $\begin{aligned} & \text { Trans- } \\ & \text { fers } \\ & 8088 \end{aligned}$ | Bytas | Coding Example |
|  | Typical | Range |  |  |  |
| word-integer short-integer | $\begin{aligned} & \hline 86+E A \\ & 88+E A \end{aligned}$ | $\begin{aligned} & \hline 80-90+E A \\ & 82-92+E A \end{aligned}$ | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ | $\begin{aligned} & 2-4 \\ & 2.4 \end{aligned}$ | FIST OBS.COUNT[SI] FIST [BP].FACTORED_PULSES |

## FISTP

## FISTP destination

FISTP (integer store and pop) operates like FIST and also pops the stack following the transfer. The destination may be any of the binary integer data types.

| FISTP |  |  | Exceptions: I, P |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Exacution Clocks |  | Transfers 8088 | Bytes | Cading Example |
|  | Typical | Range |  |  |  |
| word-integer | 88+EA | 82-92+EA | 4 | 2.4 | FISTP [BX].ALPHA_COUNT[SI] |
| short-integer | 90+EA | 84-94+EA | 6 | $2 \cdot 4$ | FISTP CORRECTED_TIME |
| long-integer | 100+EA | 94-105+EA | 10 | 2.4 | FISTP PANEL.N_READINGS |

## FLD

FLD source
FLD (load real) loads (pushes) the source operand onto the top of the register stack.

| FLD | Exceptions: I, D |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| ST(i) | 20 | 17.22 | 0 | 2 | FLD ST(0) |
| short-real | 43+EA | 38-56+EA | 4 | 2-4 | FLD READING[SI].PRESSURE |
| long-real | $46+E A$ | 40-60+EA | 8 | 2-4 | FLD [BP].TEMPERATURE |
| temp-real | 57+EA | 53-65+EA | 10 | 2-4 | FLD SAVEREADING |

## FLDCW

## FLDCW source

FLDCW (load control word) replaces the current processor control word with the word defined by the source operand.

| FLDCW |  |  | Exceptions: None |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Exacution Clocks |  | Transfers 8088 | Bytas | Coding Example |
|  | Typical | Range |  |  |  |
| 2-bytes | 10+EA | 7-14+EA | 2 | 2-4 | FLDCW CONTROL_WORD |

## FLDENV

FLDENV source
FLDENV (load environment) reloads the coprocessor environment from the memory area defined by the source operand.

| FLDENV |  |  |  |  |  |  |  | Exceptions: None |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Ex日cution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |  |  |  |  |  |  |
|  | Typical | Range |  |  |  |  |  |  |  |  |  |  |
| 14-bytes | $40+$ EA | $35-45+$ EA | 14 | $2-4$ | FLDENV [BP+6] |  |  |  |  |  |  |  |

## FLDLG2

FLDLG2 (load log base 10 of 2 ) loads (pushes) the value of $\mathrm{LOG}_{10} 2$ onto the stack.

| FLDLG2 (no operands) |  |  |  | Exceptions: I |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |  |
|  | Typical | Range |  |  |  |  |  |
| (no operands) | 21 | $18-24$ | 0 | 2 | FLDLG2 |  |  |

## FLDLN2

FLDLN2 (load log base e of 2) loads (pushes) the value of $\mathrm{LOG}_{e} 2$ onto the stack.

| FLDLN2 (no operands) |  |  | Exceptions: I |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans fers <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 20 | 17-23 | 0 | 2 | FLDLN2 |

## FLDL2E

FLDL2E (load log base 2 of e) loads (pushes) the value $\mathrm{LOG}_{2} \mathrm{e}$ onto the stack.

| FLDL2E (no operands) |  |  |  | Exceptions: I |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8088 | Bytas |  |  |  |
|  | Typical | Range | Coding Example |  |  |  |  |
| (no operands) | 18 | $15-21$ | 0 | 2 | FLDL2E |  |  |

## FLDL2T

FLDL2T (load log base 2 of 10 ) loads (pushes) the value of $\mathrm{LOG}_{2} 10$ onto the stack.

| FLDL2T (no operands) |  |  |  | Exceptions: 1 |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |  |
|  | Typical | Range |  |  |  |  |  |
| Ino operands) | 19 | $16-22$ | 0 | 2 | FLDL2T |  |  |

## FLDPI

FLDPI (load $\pi$ ) loads (pushes) $\pi$ onto the stack.

| FLDPI (no operands) |  |  |  |  |  |  |  | Exceptions: I |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 808B | Bytes | Coding Example |  |  |  |  |  |  |  |
|  | Typical | Range |  |  |  |  |  |  |  |  |  |  |
| (no operands) | 19 | $16-22$ | 0 | 2 | FLDPI |  |  |  |  |  |  |  |

## FLDZ

FLDZ (load zero) loads (pushes) +0.0 onto the stack.

| FLDZ (no operands) |  |  |  |  |  |  | Exceptions: I |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| Operands | Exacution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |  |
|  | Typical | Range |  |  |  |  |  |
|  | 14 | $11-17$ | 0 | 2 | FLDZ |  |  |

## FLD1

FLD1 (load one) loads (pushes) +1.0 onto the stack.

| FLD1 (no operands) |  |  |  |  |  |  |  | Exceptions: I |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |  |  |  |  |  |  |
|  | Typical | Ranga |  |  |  |  |  |  |  |  |  |  |
| (no operands) | 18 | $15-21$ | 0 | 2 | FLD1 |  |  |  |  |  |  |  |

FMUL
Multiplication
FMUL / /source/destination,source
FMULP destination,source

## FIMUL source

The multiplication instructions (multiply real, multiply real and pop, integer multiply) multiply the source and destination operands and return the product to the destination. Coding FMUL ST,ST(0) square the content of the stack top.

| FMUL | Exceptions: I, D, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfars <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| //ST(i),ST/ST,ST(i) ${ }^{1}$ | 97 | 90.105 | 0 | 2 | FMUL ST,ST(3) |
| //ST(i),ST/ST,ST(i) | 138 | 130-145 | 0 | 2 | FMUL ST,ST(3) |
| short-real | 118+EA | 110-125+EA | 4 | 24 | FMUL SPEEO_FACTOR |
| long-real ${ }^{1}$ | 120+EA | 112-126+EA | 8 | 24 | FMUL [BP]. HEIGHT |
| long-real | 161+EA | 154-168+EA | 8 | $2-4$ | FMUL [BP]. HEIGHT |
| ${ }^{1}$ occurs when one or both operands is "short" - it has 40 trailing zeros in its fraction. |  |  |  |  |  |


| $\frac{\text { FMULP }}{\text { Operands }}$ | Exceptions: I, D, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Execution Clocks |  | Transfers <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| ST(i), $\mathbf{S T}^{1}$ | 100 | 94-108 | 0 | 2 | FMULP ST(1),ST |
| ST(i),ST | 142 | 134.148 | 0 | 2 | FMULP ST(1),ST |
| ${ }^{1}$ occurs when one or both operands is "short" - it has 40 trailing zeros in its fraction. |  |  |  |  |  |


| FIMUL | Exceptions: I, D, O,P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Exacution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| word-integer short-integer | $\begin{aligned} & \text { 130+EA } \\ & 136+E A \end{aligned}$ | $\left\|\begin{array}{l\|} 124-138+E A \\ 130-144+E A \end{array}\right\|$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2-4 \end{aligned}$ | FIMUL BEARING <br> FIMUL POSITION.Z_AXIS |

## FNOP

FNOP (no operation) stores the stack to the stack top (FST ST,ST((0)) and thus effectively performs no operation.

| FNOP (no operands) |  | Exceptions: None |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Operends | Execution Clacks |  | Trans- <br> fers | Bytes | Coding Example |
|  | Typical | Range | 8088 |  |  |
| (no operands) | 13 | $10-16$ | 0 | 2 | FNOP |

## FPATAN

FPATAN (partial arctangent) computes the function $\theta=$ ARCTAN ( $\mathrm{Y} / \mathrm{X}$ ). X is taken from the top stack element and Y from ST(1). Y and X must observe the inequality $0<\mathrm{Y}<\mathrm{X}<\infty$. The instruction pops the stack and returns $\theta$ to the (new) stack top, overwriting the Y operand.

| FPATAN (no operands) |  | Exceptions: U, P (operands not checked) |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Operands | Exacution Clocks |  | Trans- <br> fars <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 650 | $250-800$ | 0 | 2 | FPATAN |

## FPREM

FPREM (partial remainder) performs modulo division on the top stack element by the next stack element, that is, ST(1) is the modulus.

| FPREM (no operands) |  |  | Exceptions: I, D, U |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Exacution Clocks |  | Transfers 8088 | Bytus | Coding Example |
|  | Typical | Range |  |  |  |
| (no oparands) | 125 | 15-190 | 0 | 2 | FPREM |

## FPTAN

FPTAN (partial tangent) computes the function $\mathrm{Y} / \mathrm{X}=\mathrm{TAN}(\theta)$. $\theta$ is taken from the top stack element; it must lie in the range $0<\theta<\pi / 4$. The result of the operation is a ratio; Y replaces $\theta$ in the stack and X is pushed, becoming the new stack top.

| FPTAN |  |  |  |  |  |  | Exceptions: I, P (operands not checked) |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks | Trans- <br> fers <br> 8088 | Eytes | Coding Example |  |  |  |  |  |  |  |
|  | Typical | Range |  |  |  |  |  |  |  |  |  |
| (no operands) | 450 | $30-540$ | 0 | 2 | FPTAN |  |  |  |  |  |  |

## FRNDINT

FRNDINT (round to integer) rounds the top stack element to an integer.

| FRNDINT (no operands) |  |  | Exceptions: I,P |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: |
| Operands | Execution Clocks | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |  |
|  | Typical | Range |  |  |  |  |
| (no operands) | 45 | $16-50$ | 0 | 2 | FRNDINT |  |

## FRSTOR

## FRSTOR source

FRSTOR (restore state) reloads the coprocessor from the 94-byte memory area defined by the source operand.

| FRSTOR | Exceptions: None |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oparands | Execution Clocks |  | Trans- <br> fars <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| 94-bytes | 210+EA | 205-215+EA | 96 | 2-4 | FRSTOR [BP] |

## FSAVE/FNSAVE

FSAVE/FNSAVE destination
FSAVE/FNSAVE (save state) writes the full coprocessor state environment plus register stack - to the memory location defined by the destination operand.

| FSAVE/FNSAVE |  | Exceptions: None |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Operands | Execution Clocks |  | Trans- <br> fers | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| 8088 |  |  |  |  |  |

## FSCALE

FSCALE (scale) interprets the value contained in ST(1) as an integer, and adds this value to the exponent of the number in ST. This is equivalent to:

$$
\mathrm{ST} \leftarrow \mathrm{ST} \cdot 2^{\mathrm{ST}(1)}
$$

Thus, FSCALE provides rapid multiplication or division by integral powers of 2.

| FSCALE (no operands) |  |  | Exceptions: I, O, U |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |
|  | Typical | Range |  |  |  |  |
| (no operands) | 35 | $32-38$ | 0 | 2 | FSCALE |  |

## FSQRT

FSQRT (square root) replaces the content of the top stack element with its square root.

Note: the square root of -0 is defined to be -0 .

| FSQRT (no operands) |  |  | Exceptions: I, D, P |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 183 | 180-186 | 0 | 2 | FSORT |

## FST

## FST destination

FST (store real) transfers the stack top to the destination, which may be another register on the stack or long real memory operand.

| FST | Exceptions: I, D, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| ST(i) | 18 | 15.22 | 0 | 2 | FST ST(3) |
| short-real | $87+E A$ | 84-90+EA | 6 | 2-4 | FST CORRELATION [DI] |
| long-real | 100+EA | $96.104+E A$ | 10 | 2.4 | FST MEAN_READING |

## FSTCW/FNSTCW

## FSTCW/FNSTCW destination

FSTCW/FNSTCW (store control word) writes the current processor control word to the memory location defined by the destination.

| FSTCW/FNSTCW |  |  | Exceptions: None |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Exacution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| 2-bytes | 15+EA | 12-18+EA | 4 | 2.4 | FSTCW SAVE_CONTROL |

## FSTENV/FNSTENV

## FSTENV/FNSTENV destination

FSTENV/FNSTENV (store environment) writes the coprocessor's basic status - control, status and tag words, and exception pointers - to the memory location defined by the destination operand.

| FSTENV/FNSTENV |  |  | Exceptions: None |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: |
| Operands | Execution Clacks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |
|  | Typical | Hange |  |  |  |  |
| 14-bytes | $45+$ EA | $40-50+E A$ | 16 | $2-4$ | FSTENV [BP] |  |

FSTP
FSTP destination
FSTP (store real and pop) operates the same as FST, except that the stack is popped following the transfer.

| FSTP |  | Exceptions: I, O, U, P |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers | Bytes | Coding Example |  |
|  | Typical | Range | 8088 |  |  |  |
| ST(i) | 20 | $17-24$ | 0 | 2 | FSTP ST(2) |  |
| short-real | 89+EA | $86-92+E A$ | 6 | $2-4$ | FSTP [BX].ADJUSTED_RPM |  |
| long-real | $102+E A$ | $98-106+E A$ | 10 | $2-4$ | FSTP TOTAL_DOSAGE |  |
| temp-real | 55+EA | $52-58+E A$ | 12 | $2-4$ | FSTP REG_SAVE[SI] |  |

## FSTSW/FNSTSW

FSTSW/FNSTSW destination
FSTSW/FNSTSW (store status word) writes the current value of the coprocessor status word to the destination operand in memory.

| FSTSW/FNSTSW |  | Exceptions: None |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Operands | Execution Clocks |  |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example

## FSUB

## Subtraction

FSUB / /source/destination,source
FSUBP destination,source

## FISUB source

The normal subtraction instructions (subtract real, subtract real and pop, integer subtract) subtract the source operand from the destination and return the difference to the destination.

| FSUB | Exceptions: I, D, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| //ST,ST(i)/ST(i),ST | 85 | 70-100 | 0 | 2 | FSUB ST, ST(2) |
| short-raal | 105+EA | 90-120+EA | 4 | 2.4 | fSUB BASE_VALUE |
| long-real | 110+EA | 95-125+EA | 8 | $2 \cdot 4$ | FSUB COORDINATE.X |


| FSUBP | Exceptions: I, D, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Exacution Clocks |  | Transfers <br> 8088 | Bytes |  |
|  | Typical | Range |  |  |  |
| ST(i),ST | 90 | 75-105 | 0 | 2 | FSUBP ST(2),ST |


| FISUB | Exceptions: I, D, 0, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans. fers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| word-integer short-integer | $\begin{aligned} & 120+E A \\ & 125+E A \end{aligned}$ | $\begin{aligned} & \hline 102-137+E A \\ & 108-143+E A \end{aligned}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & 2 \cdot 4 \\ & 2 \cdot 4 \end{aligned}$ | FISUB BASE_FREQUENCY FISUB TRAIN_SIZE[DI] |

## FSUBR

Reversed Subtraction
FSUBR / /source/destination,source
FSUBRP destination, source

## FISUBR source

The reversed subtraction instructions (subtract real reversed, subtract real reversed and pop, integer subtract reversed) subtract the destination from the source and return the difference to the destination.

| FSUBR | Exceptions: I, D, O, U, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oparands | Exacution Clocks |  | Transfars 8088 | Bytas | Coding Example |
|  | Typical | Range |  |  |  |
| //ST,ST(i)/ST(i),ST | 87 | 70-100 | 0 | 2 | FSUBR ST,ST(1) |
| short-real | 105+EA | 90-120+EA | 4 | $2-4$ | FSUBR VECTOR[SI] |
| long-real | 110+EA | 95-125+EA | 8 | $2 \cdot 4$ | FSUBR [BX].INDEX |


| FSUBRP | Exceptions: I, D, O, U, P |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| ST(i),ST | 90 | $75-105$ | 0 | 2 | FSUBRP ST(1),ST |


| FISUBR | Exceptions: I, D, O, P |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers <br> 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| word-integer short-integer | $\begin{aligned} & 120+E A A \\ & 125+E A \end{aligned}$ | $\begin{array}{\|l\|} \hline 103.139+E A \\ 109.144+E A \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & 24 \\ & 24 \end{aligned}$ | FISUBR FLOOR[BX][SI] FISUBR BALANCE |

## FTST

FTST (test) tests the top stack element by comparing it to zero. The result is posted to the condition codes.

| FTST (no operands) |  |  | Exceptions: I, D |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Exacution Clocks |  | $\begin{aligned} & \text { Trans- } \\ & \text { fers } \\ & 8088 \end{aligned}$ | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 42 | 38-48 | 0 | 2 | FTST |


| C3 | CO | Result |
| :---: | :---: | :--- |
| 0 | 0 | ST is positive and nonzero |
| 0 | 1 | ST is negative and nonzero |
| 1 | 0 | ST is zero ( + or - ) |
| 1 | 1 | ST is not comparable (that |
|  |  | is, it is a NAN or projective $\infty$ ) |

## FWAIT

FWAIT (processor instruction)
FWAIT is not actually a coprocessor instruction, but an alternate mnemonic for the processor WAIT instruction. The FWAIT mnemonic should be coded whenever the programmer wants to synchronize the processor to the coprocessor, that is, to suspend further instruction decoding until the coprocessor has completed the current instruction.

| FWAIT (no operands) |  |  |  |  |  |  |  | Exceptions: Non (CPU instruction) |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | $\begin{array}{c}\text { Trans- } \\ \text { fers }\end{array}$ | Bytes | Coding Example |  |  |  |  |  |  |
|  | Typical | Range | 8088 |  |  |  |  |  |  |  |  |$)$

## FXAM

FXAM (examine) reports the content of the top stack element as positive/negative and NAN/unnormal/denormal/normal/zero, or empty.

| FXAM |  |  |  |  |  |  | Exceptions: None |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans- <br> fers <br> 8088 | Bytes | Coding Example |  |  |  |  |  |  |
|  | Typical | Range |  |  |  |  |  |  |  |  |  |
| (no operands) | 17 | $12-23$ | 0 | 2 |  |  |  |  |  |  |  |


| Condition Code |  |  |  | Interpratation |  |
| :---: | :---: | :---: | :---: | :--- | :---: |
| C3 | C2 | C1 | CO |  |  |
| 0 | 0 | 0 | 0 | + Unnormal |  |
| 0 | 0 | 0 | 1 | + NAN |  |
| 0 | 0 | 1 | 0 | - Unnormal |  |
| 0 | 0 | 1 | 1 | - NAN |  |
| 0 | 1 | 0 | 0 | + Normal |  |
| 0 | 1 | 0 | 1 | $+\infty$ |  |
| 0 | 1 | 1 | 0 | - Normal |  |
| 0 | 1 | 1 | 1 | $-\infty$ |  |
| 1 | 0 | 0 | 0 | +0 |  |
| 1 | 0 | 0 | 1 | Empty |  |
| 1 | 0 | 1 | 0 | -0 |  |
| 1 | 0 | 1 | 1 | Empty |  |
| 1 | 1 | 0 | 0 | + Denormal |  |
| 1 | 1 | 0 | 1 | Empty |  |
| 1 | 1 | 1 | 0 | - Denormal |  |
| 1 | 1 | 1 | 1 | Empty |  |

FXCH/ /destination
FXCH (exchange registers) swaps the contents of the destination and the stack top registers. If the destination is not coded explicitly, $\mathrm{ST}(1)$ is used.

| FXCH | Excaptions: 1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes |  |
|  | Typical | Range |  |  |  |
| //ST(i) | 12 | 10.15 | 0 | 2 | FXCH ST(2) |

## FXTRACT

FXTRACT (extract exponent and significant) "decomposes" the number in the stack top into two numbers that represent the actual value of the operand's exponent and significand fields contained in the stack top and ST(1).

| FXTRACT |  |  |  |  |  |  | Exceptions: I |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oparands | Execution Clocks | Trans- <br> fers <br> 8088 | Bytos | Coding Example |  |  |  |
|  | Typical | Range |  |  |  |  |  |
| (no operands) | 50 | 27.55 | 0 | 2 | FXTRACT |  |  |

## FYL2X

FYL2X (Y log base 2 of X ) calculates the function $\mathrm{Z}=\mathrm{Y} \cdot \mathrm{LOG}_{2}$. X is taken from the stack top and Y from $\mathrm{ST}(1)$. The operands must be in the ranges $0<\mathrm{X}<\infty$ and $-\infty<\mathrm{Y}<+\infty$. The instruction pops the stack and returns Z at the (new) stack top, replacing the Y operand.

$$
\mathrm{LOG}_{\mathrm{n}} 2 \cdot \mathrm{LOG}_{2} \mathrm{X}
$$

| FYL2X | Exceptions: P (operands not checked) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Trans. fers <br> 8088 | Bytas | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) |  | 900-1100 | 0 | 2 | FYL2X |

## FYL2XP1

FYL2XP1 (Y log base 2 of $(X+1)$ ) calculates the function $\mathrm{Z}=\mathrm{Y} \cdot \mathrm{LOG}_{2}(\mathrm{X}+1) . \mathrm{X}$ is taken from the stack top and must be in the range $0<|\mathrm{X}|<(1-\sqrt{2} / 2)$ ). Y is taken from ST (1) and must be in the range $-\infty<\mathrm{Y}<\infty$. FYL2XP1 pops the stack and returns Z at the (new) stack top, replacing Y .

| FYL2XP1 |  |  | Exceptions: P (operands not checked) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clocks |  | Transfers 8088 | Bytes | Coding Example |
|  | Typical | Range |  |  |  |
| (no operands) | 850 | 700-1000 | 0 | 2 | FYL2XP1 |

## F2XM1

F2XM1 (2 to the $X$ minus 1) calculates the function $Y=2^{x}-1$. $X$ is taken from the stack top and must be in the range $0<X<0.5$. The result Y replaces the stack top.

This instruction is designed to produce a very accurate result even when X is close to zero. To obtain $\mathrm{Y}=2^{\mathrm{x}}$, add 1 to the result delivered by F2XM1.

| F2XM1 | Exceptions: U, P (operands not checked) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands | Execution Clacks |  | Transfers 8088 | Bytes |  |
|  | Typical | Range |  |  |  |
| (no operands) | 500 | 310-630 | 0 | 2 | F2XM1 |

## IBM Keyboard

The keyboard has a permanently attached cable that connects to a DIN connector at the rear of the system unit. This shielded four-wire cable has power ( +5 Vdc ), ground, and two bidirectional signal lines. The cable is approximately 6 -feet long and is coiled, like that of a telephone handset.

The keyboard uses a capacitive technology with a microcomputer (Intel 8048) performing the keyboard scan function. The keyboard has three tilt positions for operator comfort (5-, 7-, or 15-degree tilt orientations).

The keyboard has 83 keys arranged in three major groupings. The central portion of the keyboard is a standard typewriter keyboard layout. On the left side are 10 function keys. These keys are user-defined by the software. On the right is a 15-key keypad. These keys are also defined by the software, but have legends for the functions of numeric entry, cursor control, calculator pad, and screen edit.

The keyboard interface is defined so that system software has maximum flexibility in defining certain keyboard operations. This is accomplished by having the keyboard return scan codes rather than American Standard Code for Information Interchange (ASCII) codes. In addition, all keys are typematic and generate both a make and a break scan code. For example, key 1 produces scan code hex 01 on make and code hex 81 on break. Break codes are formed by adding hex 80 to make codes. The keyboard I/O driver can define keyboard keys as shift keys or typematic, as required by the application.

The microcomputer (Intel 8048) in the keyboard performs several functions, including a power-on self-test when requested by the system unit. This test checks the microcomputer ROM, tests memory, and checks for stuck keys. Additional functions are: keyboard scanning, buffering of up to 16 key scan codes, maintaining bidirectional serial communications with the system unit, and executing the hand-shake protocol required by each scan-code transfer.

The following pages have figures that show the keyboard, the scan codes, and the keyboard interface connector specifications.



Keyboard Diagram

| Key Position | Scan Code in Hex | Key Position | Scan Code in Hex |
| :---: | :---: | :---: | :---: |
| 1 | 01 | 43 | 28 |
| 2 | 02 | 44 | 2 C |
| 3 | 03 | 45 | 2D |
| 4 | 04 | 46 | 2E |
| 5 | 05 | 47 | 2F |
| 6 | 06 | 48 | 30 |
| 7 | 07 | 49 | 31 |
| 8 | 08 | 50 | 32 |
| 9 | 09 | 51 | 33 |
| 10 | OA | 52 | 34 |
| 11 | OB | 53 | 35 |
| 12 | OC | 54 | 36 |
| 13 | 0 D | 55 | 37 |
| 14 | OE | 56 | 38 |
| 15 | OF | 57 | 39 |
| 16 | 10 | 58 | 3A |
| 17 | 11 | 59 | 3B |
| 18 | 12 | 60 | 3C |
| 19 | 13 | 61 | 30 |
| 20 | 14 | 62 | 3E |
| 21 | 15 | 63 | 3F |
| 22 | 16 | 64 | 40 |
| 23 | 17 | 65 | 41 |
| 24 | 18 | 66 | 42 |
| 25 | 19 | 67 | 43 |
| 26 | 1A | 68 | 44 |
| 27 | 1B | 69 | 45 |
| 28 | 1 C | 70 | 46 |
| 29 | 10 | 71 | 47 |
| 30 | 1E | 72 | 48 |
| 31 | IF | 73 | 49 |
| 32 | 20 | 74 | 4A |
| 33 | 21 | 75 | 4B |
| 34 | 22 | 76 | 4C |
| 35 | 23 | 77 | 40 |
| 36 | 24 | 78 | 4 E |
| 37 | 25 | 79 | 4F |
| 38 | 26 | 80 | 50 |
| 39 | 27 | 81 | 51 |
| 40 | 28 | 82 | 52 |
| 41 | 29 | 83 | 53 |
| 42 | 2A |  |  |

[^1]

5-Pin DIN Connector

| Pin | TTL Signal | Signal Level |
| :---: | :--- | :---: |
| 1 | + Keyboard Clock | +5 Vdc |
| 2 | + Keyboard Data | +5 Vdc |
| 3 | -Keyboard Reset (Not used by |  |
|  | keyboard) |  |
|  | Power Supply Voltages | Voltage |
| 4 | Ground | 0 |
| 5 | +5 Volts | +5 Vdc |

## Keyboard Interface Connector Specifications

## Expansion Unit

The expansion unit option upgrades the IBM Personal Computer XT by adding expansion slots in a separate unit. This option consists of an extender card, an expansion cable, and the expansion unit. The expansion unit contains a power supply, an expansion board, and a receiver card. This option utilizes one expansion slot in the system unit to provide seven additional expansion slots in the expansion unit.

## Expansion Unit Cable

The expansion unit cable consists of a 56-wire, foil-shielded cable terminated on each end with a 62-pin D-shell male connector. Either end of the expansion unit cable can be plugged into the extender card or the receiver card.

## Power Supply

The expansion unit power supply provides $+5,-5, \dagger 12$, and -12 Vdc to the expansion board. The expansion unit power supply has the same specifications as the system unit power supply.

## Expansion Board

The expansion board is a support board that carries the I/O channel signals from the option adapters and receiver card. These signals, except 'osc,' are carried over the expansion cable. Because 'osc' is not sent over the expansion cable, a $14.31818-\mathrm{MHz}$ signal is generated on the expansion board. This signal may not be in phase with the 'osc' signal in the system unit.

Decoupling capacitors provided on the expansion board aid in noise filtering.


## Expansion Board Block Diagram

## Expansion Channel

All signals found on the system unit's I/O channel will be provided to expansion slots in the expansion unit, with the exception of the 'osc' signal and the voltages mentioned previously.

A 'ready' line on the expansion channel makes it possible to operate with slow I/O or memory devices. If the channel's 'I/O ch rdy' line is not activated by an addressed device, all processor-generated memory cycles take five processor clock cycles per byte for memory in the expansion unit.

The following table contains a list of all the signals that are redriven by the extender and receiver cards, and their associated time delays. The delay times include the delay due to signal propagation in the expansion cable. Assume a nominal cable delay of 3 ns . As such, device access will be less than 260 ns .

| Signal | Nominal Delay (ns) | Maximum Delay (ns) | Direction (*) |
| :---: | :---: | :---: | :---: |
| AO - A19 | 27 | 39 | Output |
| AEN | 27 | 39 | Output |
| DACKO - DACK3 | 27 | 39 | Output |
| MEMR | 27 | 39 | Output |
| MEMW | 51 | 75 | Output |
| IOR | 51 | 75 | Output |
| IOW | 27 | 39 | Output |
| ALE | 27 | 39 | Output |
| CLK | 27 | 39 | Output |
| T/C | 27 | 39 | Output |
| RESET | 27 | 39 | Output |
| IRO2 - IRQ7 | 36 | (**) | Input |
| DRQ1 - DRQ3 | 36 | (**) | Input |
| I/O CH RDY | 36 | 51 | Input |
| 1/O CH CK | 36 | 51 | Input |
| D0-D7 (Read) | 84 | 133 | Input |
| D0 - D7 (Write) | 19 | 27 | Output |
| (") With respect to the system unit. |  |  |  |
| (**) Asynchronous nature of interrupts and other requests are more dependent on processor recognition than electrical signal propagation through expansion logic. |  |  |  |

## Extender Card

The extender card is a four-plane card. The extender card redrives the I/O channel to provide sufficient power to avoid capacitive effects of the cable. The extender card presents only one load per line of the I/O channel.

The extender card has a wait-state generator that inserts a wait-state on 'memory read' and 'memory write' operations (except refreshing) for all memory contained in the expansion unit. The address range for wait-state generation is controlled by switch settings on the extender card.

The DIP switch on the extender card should be set to indicate the maximum contiguous read/write memory housed in the system unit. The extender card switch settings are located in "Appendix G: Switch Settings." Switch positions 1 through 4 correspond to address bits hex A19 to hex A16, respectively.

The switch settings determine which address segments have a wait state inserted during 'memory read' and 'memory write' operations. Wait states are required for any memory, including ROM on option adapters, in the expansion unit. Wait states are not inserted in the highest segment, hex addresses F0000 to FFFFF (segment F).

## Extender Card Programming Considerations

Several registers associated with the expansion option are programmable and readable for diagnostic purposes. The following figure indicates the locations and functions of the registers on the extender card.

| Location | Function |
| :---: | :---: |
| Memory FXXXX ${ }^{*}$ ) | Write to memory to latch address bits |
| Port 210 | Write to latch expansion bus data (ED0-ED7) |
| Port 210 | Read to verify expansion bus data (ED0-ED7) |
| Port 211 | Read high-order address bits (A8-A15) |
| Port 211 | Write to clear wait test latch |
| Port 212 | Read low-order address bits (A0-A7) |
| Port 213 | Write 00 to disable expansion unit |
| Port 213 | Write 01 to enable expansion unit |
| Port 213 | Read status of expansion unit DO = enable/disable |
|  | D1 = wait-state request flag |
|  | D2-D3 = not used |
|  | D4-D7 $=$ switch position |
|  | $1=\mathrm{Off}$ |
| (*) Example: Write to memory location F123:4=00 <br>  Read Port $211=12$ <br>  Read Port $212=34$ |  |
|  |  |
|  |  |
| (All values in hex) |  |

The expansion unit is automatically enabled upon power-up. The extender card and receiver card will both be written to, if the expansion unit is not disabled when writing to FXXXX. However, the system unit and the expansion unit are read back separately.


## Extender Card Block Diagram

## Receiver Card

The receiver card is a four-plane card that fits in expansion slot 8 of the expansion unit. The receiver card redrives the I/O channel to provide sufficient power for additional options and to avoid capacitive effects. Directional control logic is contained on the receiver card to resolve contention and direct data flow on the I/O channel. Steering signals are transmitted back over the expansion cable for use on the extender card.

## Receiver Card Programming Considerations

Several registers associated with the expansion option are programmable and readable for diagnostic purposes. The following figure indicates the locations and functions of the registers on the receiver card.

| Location | Function |
| :---: | :---: |
| Memory FXXXX (*) | Write to memory to latch address bits |
| Port 214 | Write to latch data bus bits (D0-D7) |
| Port 214 | Read data bus bits (DO - D7) |
| Port 215 | Read high-order address bits (A8 - A15) |
| Port 215 | Read low-order address bits (A0 - A 7 ) |
| (*) Example: Write to memory location F123:4=00 <br>  Read Port $215=12$ <br>  Read Port $216=34$ |  |
|  |  |
|  |  |
| (All values in hex) |  |

The expansion unit is automatically enabled upon power-up. The expansion unit and the system unit will be written to, if the expansion unit is not disabled when writing to FXXXX. However, the system unit and the expansion unit are read back separately.


[^2]
## Expansion Unit Interface Information

The extender card and receiver card rear-panel connectors are the same. Pin and signal assignments for the extender and receiver cards are shown below.

| 21 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin | Signal | Pin | Signal | Pin | Signal |
| 1 | +E IRQ6 | 22 | +E D5 | 43 | +E IRQ7 |
| 2 | +E DRO2 | 23 | +E DRQ1 | 44 | +E D6 |
| 3 | +E DIR | 24 | +E DRQ3 | 45 | +EI/O CH RDY |
| 4 | +E ENABLE | 25 | RESERVED | 46 | +E IRO3 |
| 5 | +E CLK | 26 | +E ALE | 47 | +E D7 |
| 6 | -E MEM IN EXP | 27 | +E T/C | 48 | +E D1 |
| 7 | +E A17 | 28 | +E RESET | 49 | -E I/OCHCK |
| 8 | +E A16 | 29 | +E AEN | 50 | +E IRQ2 |
| 9 | +E A5 | 30 | +E A19 | 51 | +E DO |
| 10 | -E DACKO | 31 | +E A14 | 52 | +E D2 |
| 11 | +E A15 | 32 | +E A12 | 53 | +E D4 |
| 12 | +E A11 | 33 | +E A18 | 54 | +E IRQ5 |
| 13 | +E A10 | 34 | -E MEMR | 55 | +E IRO4 |
| 14 | +E A9 | 35 | -E MEMW | 56 | +E D3 |
| 15 | +E A1 | 36 | +E AO | 57 | GND |
| 16 | +E A3 | 37 | -E DACK3 | 58 | GND |
| 17 | -E DACK1 | 38 | +E A6 | 59 | GND |
| 18 | +E A4 | 39 | -E IOR | 60 | GND |
| 19 | -E DACK2 | 40 | +E A8 | 61 | GND |
| 20 | -E IOW | 41 | +E A2 | 62 | GND |
| 21 | +EA13 | 42 | +E A7 |  |  |

[^3]Notes:

## IBM 80 CPS Printers

The IBM 80 CPS (characters-per-second) Printers are self-powered, stand-alone, tabletop units. They attach to the system unit through a parallel signal cable, 6 feet in length. The units obtain ac power from a standard wall outlet ( 120 Vac ). The printers are 80 cps , bidirectional, wire-matrix devices. They print characters in a 9 by 9 dot matrix with a 9 -wire head. They can print in a compressed mode of 132 characters per line, in a standard mode of 80 characters per line, in a double width, compressed mode of 66 characters per line, and in a double width mode of 40 characters per line. The printers can print double-size characters and double-strike characters. The printers print the standard ASCII, 96 -character, uppercase and lowercase character sets. A printer without an extended character set also has a set of 64 special block graphic characters.

The IBM 80 CPS Graphics Printer has additional capabilities including: an extended character set for international languages, subscript, superscript, an underline mode, and programmable graphics.

The printers can also accept commands setting the line-feed control desired for the application. They attach to the system unit through the printer adapter or the combination monochrome display and printer adapter. The cable is a 25 -lead shielded cable with a 25 -pin D-shell connector at the system unit end, and a 36 -pin connector at the printer end.

```
(1) Print Method:
(2) Print Speed:
(3) Print Direction:
80 cps
Bidirectional with logical seeking
(4) Number of Pins in Head:
(5) Line Spacing:
1/16 inch (4.23 mm) or programmable
(6) Printing Characteristics
Matrix:
Character Set:
Graphic Character:
(7) Printing Sizes
\begin{tabular}{lcc} 
& \begin{tabular}{c} 
Characters \\
per inch
\end{tabular} & \begin{tabular}{c} 
Maximum \\
characters \\
per inch
\end{tabular} \\
Normal: & 10 & 80 \\
Double Width: & 5 & 40 \\
Compressed: & 16.5 & 132 \\
Double Width-Compressed: & 8.25 & 66
\end{tabular}
(8) Media Handling:
    Paper Feed:
    Paper Width Range:
    Copies:
Adjustable sprocket pin feed 4 inch ( 101.6 mm ) to 10 inch ( 254 mm ) One original plus two carbon copies (total thickness not to exceed 0.012 inch ( 0.3 mm )). Minimum paper thickness is 0.0025 inch ( 0.064 mm ).
Paper Path:
(9) Interfaces:
Standard:
(10) Inked Ribbon:
Color:
Type:
Life Expectancy:
Rear
Parallel 8-bit
Data and Control Lines
Black
Cartridge
3 million characters
(11) Environmental Conditions
Operating Temperature Range:
41 to \(95^{\circ} \mathrm{F}\) ( 5 to \(35^{\circ} \mathrm{C}\) )
Operating Humidity:
10 to \(80 \%\) non-condensing
(12) Power Requirement:
Voltage:
Current:
Power Consumption:
\(120 \mathrm{Vac}, 60 \mathrm{~Hz}\)
1 A maximum
100 VA maximum
(13) Physical Characteristics:
Height:
Width:
4.2 inches ( 107 mm )
Depth:
14.7 inches ( 374 mm )
Weight:
12.0 inches ( 305 mm )
12 pounds ( 5.5 kg )
```


## Printer Specifications

| (6)Printing Characteristics:  <br>  IBM 80 CPS Matrix Printer |  |
| :--- | :--- | :--- |
|  | Graphics |
|  | IBM 80 CPS Graphics Printer | 64 block characters.

## Additional Printer Specifications

## Setting the DIP Switches

There are two DIP switches on the control circuit board. In order to satisfy the user's specific requirements, desired control modes are selectable by the DIP switches. The functions of the switches and their preset conditions at the time of shipment are as shown in the following figures.


## Location of Printer DIP Switches

| Switch <br> Number | Function | On | Off | Factory-Set <br> Condition |
| :---: | :--- | :--- | :--- | :---: |
| $1-1$ | Not Applicable | - | - | On |
| $1-2$ | CR | Print Only |  <br> Line Feed | On |
| $1-3$ | Buffer Full | Print Only |  <br> Line Feed | Off |
| $1-4$ | Cancel Code | Invalid | Valid | Off |
| $1-5$ | Delete Code | Sounds | Does Not <br> Sound | On |
| $1-6$ | Error | N.A. | Graphic <br> Patterns <br> Select | Off |
| $1-7$ | Character Generator <br> (Graphic Pattern Select) | Not Fixed | On |  |
| $1-8$ | SLCT IN Signal Fixed <br> Internally | Fixed | On |  |

Functions and Conditions of DIP Switch 1 (Matrix)

| Switch <br> Number | Function | On | Off | Factory-Set <br> Condition |
| :---: | :--- | :---: | :--- | :---: |
| $2-1$ | Not Applicable | - | - | On |
| $2-2$ | Not Applicable | - | - | On |
| $2-3$ | Auto Feed XT Signal | Fixed <br> Internally | Not Fixed <br> Internally | Off |
| $2-4$ | Coding Table Select | N.A. | Standard | Off |

Functions and Conditions of DIP Switch 2 (Matrix)

| Switch <br> Number | Function | On | Off | Factory-Set <br> Condition |
| :---: | :--- | :--- | :--- | :---: |
| $1-1$ | Not Applicable | - | - | On |
| $1-2$ | CR | Print Only |  <br> Line Feed | On |
| $1-3$ | Buffer Full | Print Only |  <br> Line Feed | Off |
| $1-4$ | Cancel Code | Invalid | Valid | Off |
| $1-5$ | Not Applicable | - | - | On |
| $1-6$ | Error Buzzer | Sound | Does Not <br> Sound | On |
| $1-7$ | Character Generator | Set 2 | Set 1 | Off |
| $1-8$ | SLCT IN Signal | Fixed <br> Internally | Not Fixed <br> Internally | On |

## Functions and Conditions of DIP Switch 1 (Graphics)

| Switch <br> Number | Function | On | Off | Factory-Set <br> Condition |
| :---: | :--- | :--- | :--- | :--- |
| $2-1$ | Form Length | 12 Inches | 11 Inches | Off |
| $2-2$ | Line Spacing | $1 / 8$ Inch | $1 / 6$ Inch | Off |
| $2-3$ | Auto Feed XT Signal | Fixed <br> Internally | Not Fixed <br> Internally | Off |
| $2-4$ | 1 Inch Skip Over Perforation | Valid | Not Valid | Off |

Functions and Conditions of DIP Switch 2 (Graphics)

## Parallel Interface Description

## Specifications:

- Data transfer rate: 1000 cps (maximum)
- Synchronization: By externally-supplied $\overline{\text { STROBE pulses. }}$
- Handshaking $\overline{\text { ACKNLG }}$ or BUSY signals.
- Logic level: Input data and all interface control signals are compatible with the TTL level.

Connector: Plug: 57-30360 (Amphenol)
Connector pin assignment and descriptions of respective interface signals are provided on the following pages.

Data transfer sequence:


Parallel Interface Timing Diagram

| Signal <br> Pin No. | Return <br> Pin. No. | Signal | Direction | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 19 | $\overline{\text { STROBE }}$ | In | STROBE pulse to read data in. Pulse width must be more than $0.5 \mu \mathrm{~s}$ at receiving terminal. The signal level is normally "high'"; read-in of data is performed at the "low" level of this signal. |
| 2 | 20 | DATA 1 | In | These signals represent information of the 1 st to 8th bits of parallel data respectively. Each signal is at "high" level when data is logical " 1 " and "low" when logical " 0. ." |
| 3 | 21 | DATA 2 | In |  |
| 4 | 22 | DATA 3 | In |  |
| 5 | 23 | DATA 4 | In |  |
| 6 | 24 | DATA 5 | In |  |
| 7 | 25 | DATA 6 | In |  |
| 8 | 26 | DATA 7 | In |  |
| 9 | 27 | DATA 8 | In |  |
| 10 | 28 | $\overline{\text { ACKNLG }}$ | Out | Approximately $5 \mu$ s pulse; <br> "low" indicates that data has been received and the printer is ready to accept other data. |
| 11 | 29 | BUSY | Out | A "high" signal indicates that the printer cannot receive data. The signal becomes "high" in the following cases: <br> 1. During data entry. <br> 2. During printing operation. <br> 3. In "offline" state. <br> 4. During printer error status. |

## Connector Pin Assignment and Descriptions of Interface Signals (Part 1 of 3)

| Signal Pin No. | Return <br> Pin No. | Signal | Direction | Description |
| :---: | :---: | :---: | :---: | :---: |
| 12 | 30 | PE | Out | A "high" signal indicates that the printer is out of paper. |
| 13 | - | SLCT | Out | This signal indicates that the printer is in the selected state. |
| 14 | - | $\frac{\overline{\text { AUTO }}}{\overline{\text { FEED XT }}}$ | In | With this signal being at "low" level, the paper is automatically fed one line after printing. (The signal level can be fixed to "low" with DIP SW pin 2-3 provided on the control circuit board.) |
| 15 | - | NC |  | Not used. |
| 16 | - | OV |  | Logic GND level. |
| 17 | - | $\begin{aligned} & \text { CHASSIS- } \\ & \text { GND } \end{aligned}$ | - | Printer chassis GND. In the printer, the chassis GND and the logic GND are isolated from each other. |
| 18 | - | NC | - | Not used. |
| 19-30 | - | GND | - | "'Twisted-Pair Return" signal; GND level. |
| 31 | - | INT | In | When the level of this signal becomes "low" the printer controller is reset to its initial state and the print buffer is cleared. This signal is normally at "high" level, and its pulse width must be more than $50 \mu \mathrm{~s}$ at the receiving terminal. |

Connector Pin Assignment and Descriptions of Interface Signals (Part 2 of 3)

| Signal Pin No. | Return Pin No. | Signal | Direction | Description |
| :---: | :---: | :---: | :---: | :---: |
| 32 |  | ERROR | Out | The level of this signal becomes "low" when the printer is in "Paper End" state, "Offline" state and "Error" state. |
| 33 | - | GND | - | Same as with pin numbers 19 to 30 . |
| 34 | - | NC | - | Not used. |
| 35 |  |  |  | Pulled up to +5 Vdc through 4.7 k -ohms resistance. |
| 36 | - | $\overline{\text { SLCT IN }}$ | In | Data entry to the printer is possible only when the level of this signal is 'low". (Internal fixing can be carried out with DIP SW 1-8. The condition at the time of shipment is set "low" for this signal.) |

Notes: 1. "Direction" refers to the direction of signal flow as viewed from the printer.
2. "Return" denotes "Twisted-Pair Return" and is to be connected at signal-ground level.
When wiring the interface, be sure to use a twisted-pair cable for each signal and never fail to complete connection on the return side. To prevent noise effectively, these cables should be shielded and connected to the chassis of the system unit and printer, respectively.
3. All interface conditions are based on TTL level. Both the rise and fall times of each signal must be less than $0.2 \mu \mathrm{~s}$.
4. Data transfer must not be carried out by ignoring the $\overline{\mathrm{ACKNLG}}$ or BUSY signal. (Data transfer to this printer can be carried out only after confirming the $\overline{A C K N L G}$ signal or when the level of the BUSY signal is "low.")

## Connector Pin Assignment and Descriptions of Interface Signals (Part 3 of 3)

## Printer Modes for the IBM 80 CPS Printers

The IBM 80 CPS Graphics Printer can use any of the combinations listed below, and the print mode can be changed at any place within a line.

The IBM 80 CPS Matrix Printer cannot use the Subscript, Superscript, or Underline print modes. The Double Width print mode will affect the entire line with the matrix printer.

The allowed combinations of print modes that can be selected are listed in the following table. Modes can be selected and combined if they are in the same vertical column.


## Printer Control Codes

On the following pages you will find complete codes for printer characters, controls, and graphics. You may want to keep them handy for future reference. The printer codes are listed in ASCII decimal numeric order (from NUL which is 0 to DEL which is 127). The examples given in the Printer Function descriptions are written in the BASIC language. The 'input' description is given when more information is needed for programming considerations.

ASCII decimal values for the printer control codes can be found under "Printer Character Sets."

The descriptions that follow assume that the printer DIP switches have not been changed from their factory settings.

| Printer Code | Printer Function |
| :---: | :---: |
| NUL | Null <br> Used with ESC B and ESC D as a list terminator. NUL is also used with other printer control codes to select options (for example, ESC S). <br> Example: <br> LPRINT CHRS (O); |
| BEL | Bell <br> Sounds the printer buzzer for 1 second. <br> Example: <br> LPRINT CHR\$ (7); |
| HT | Horizontal Tab <br> Tabs to the next horizontal tap stop. Tab stops are set with ESC D. No tab stops are set when the printer is powered on. (Graphics Printer sets a tab stop every 8 columns when powered on.) Example: <br> LPRINT CHRS (9); |
| LF | Line Feed <br> Spaces the paper up one line. Line spacing is $1 / 6$-inch unless reset by ESC A, ESC O, ESC 1, ESC 2 or ESC 3. <br> Example: <br> LPRINT CHR\$(10): |
| VT | Vertical Tab <br> Spaces the paper to the next vertical tab position. (Graphics Printer does not allow vertical tabs to be set; therefore, the VT code is treated as LF.) <br> Example: <br> LPRINT CHRS (11); |
| FF | Form Feed <br> Advances the paper to the top of the next page. <br> Note: The location of the paper, when the printer is powered on, determines the top of the page. The next top of page is 11 inches from that position. ESC C can be used to change the page length. <br> Example: <br> LPRINT CHRS (12); |
| CR | Carriage Return <br> Ends the line that the printer is on and prints the data remaining in the printer buffer. (No Line Feed operation takes place.) <br> Note: IBM Personal Computer BASIC adds a Line Feed unless 128 is added [for example, CHR\$ (141)]. <br> Example: <br> LPRINT CHRS (13); |


| Printer Code | Printer Function |
| :---: | :---: |
| SO | Shift Out (Double Width) <br> Changes the printer to the Double Width print mode. <br> Note: A Carriage Return, Line Feed or DC4 cancels Double Width print mode. <br> Example: <br> LPRINT CHRS(14): |
| SI | Shift In (Compressed) <br> Changes the printer to the Compressed Character print mode. Example: <br> LPRINT CHR\$(15); |
| DC1 | Device Control 1 (Printer Selected) <br> (Graphics Printer ignores DC1) <br> Printer accepts data from the system unit. Printer DIP switch 1-8 must be set to the Off position. <br> Example: <br> LPRINT CHRS(17); |
| DC2 | Device Control 2 (Compressed Off) <br> Stops printing in the Compressed print mode. Example: <br> LPRINT CHR(18); |
| DC3 | Device Control 3 (Printer Deselected) <br> (Graphics Printer ignores DC3) <br> Printer does not accept data from the system unit. The system unit must have the printer select line low, and DIP switch $1-8$ must be in the Off position. <br> Example: <br> LPRINT CHRS(19); |
| DC4 | Device Control 4 (Double Width Off) <br> Stops printing in the Double Width print mode. Example: <br> LPRINT CHR\$(20); |
| CAN | Cancel <br> Clears the printer buffer. Control codes, except SO, remain in effect. Example: <br> LPRINT CHR (24); |
| ESC | Escape <br> Lets the printer know that the next data sent is a printer command. (See the following list of commands.) <br> Example: <br> LPRINT CHRs(27): |


| Printer Code | Printer Function |
| :---: | :---: |
| ESC - | Escape Minus (Underline) <br> Format: ESC -;n; <br> (Graphics Printer only) <br> ESC - followed by a 1 , prints all of the following data with an underline. <br> ESC - followed by a 0 (zero), cancels the Underline print mode. Example: <br> LPRINT CHRS(27);CHR\$(45):CHR\$(1); |
| ESC 0 | Escape Zero (1/8-Inch Line Feeding) Changes paper feeding to $1 / 8$ inch. Example: <br> LPRINT CHR\$(27);CHR\$(48); |
| ESC 1 | Escape One (7/72-Inch Line Feeding) <br> Changes paper feed to $7 / 72$ inch. <br> Example: <br> LPRINT CHRS(27);CHRS(49); |
| ESC 2 | Escape Two (Starts Variable Line Feeding) <br> ESC 2 is an execution command for ESC A. If no ESC A command has been given, line feeding returns to $1 / 6$-inch. <br> Example: <br> LPRINT CHR\$(27);CHR\$(50): |
| ESC 3 | Escape Three (Variable Line Feeding) <br> Format: ESC 3;n; <br> (Graphics Printer only) <br> Changes the paper feeding to $\mathrm{n} / 216$-inch. The example below sets the paper feeding to $54 / 216(1 / 4)$ inch. The value of $n$ must be between 1 and 255. <br> Example: <br> LPRINT CHR\$(27):CHRS(51):CHR\$(54); |
| ESC 6 | Escape Six (Select Character Set 2) <br> (Graphics Printer only) <br> Selects character set 2. (See "Printer Character Set 2.") <br> Example: <br> LPRINT CHRS(27);CHR\$(54); |
| ESC 7 | Escape Seven (Select Character Set 1.) <br> (Graphics Printer only) <br> Selects character set 1. (See "Printer Character Set 1.") <br> Character set 1 is selected when the printer is powered on or reset. <br> Example: <br> LPRINT CHR\$(27);CHR\$(55); |
| ESC 8 | Escape Eight (Ignore Paper End) <br> Allows the printer to print to the end of the paper. The printer ignores the Paper End switch. <br> Example: <br> LPRINT CHRS(27):CHR\$(56); |


| Printer <br> Code | Printer Function |
| :---: | :---: |
| ESC 9 | Escape Nine (Cancel Ignore Paper End) <br> Cancels the Ignore Paper End command. ESC 9 is selected when the printer is powered on or reset. <br> Example: <br> LPRINT CHR\$(27);CHR\$(57); |
| ESC < | Escape Less Than (Home Head) <br> (Graphics Printer only) <br> The print head will return to the left margin to print the line following ESC $<$. This will occur for one line only. <br> Example: <br> LPRINT CHRS(27);CHR\$(60); |
| ESC A | Escape A (Sets Variable Line Feeding) <br> Format: ESC A;n; <br> Escape A sets the line-feed to $\mathrm{n} / 72$-inch. The example below tells the printer to set line feeding to $24 / 72$-inch. ESC 2 must be sent to the printer before the line feeding will change. For example, ESC A; 24 (text) ESC 2 (text). The text following ESC A;24 will space at the previously set line-feed increments. The text following ESC 2 will be printed with new line-feed increments of $24 / 72$-inch. Any increment between 1/72 and 85/72 may be used. <br> Example: <br> LPRINT CHR\$(27);CHR\$(65);CHR\$(24);CHR\$(27);CHR\$(50); |
| ESC B | Escape B (Set Vertical Tabs) <br> Format: ESC B; $n_{1} ; n_{2} ; \ldots n_{k} ; N U L ;$ <br> (Graphics Printer ignores ESC B) <br> Sets vertical tab stop positions. Up to 64 vertical tab stop positions are recognized by the printer. The n's, in the format above, are used to indicate tab stop positions. Tab stop numbers must be received in ascending numeric order. The tab stop numbers will not become valid until the NUL code is entered. Once vertical tab stops are established, they will be valid until new tab stops are specified. If the printer is reset or powered Off, set tab stops are cleared.) If no tab stop is set, the Vertical Tab command behaves as a Line Feed command. ESC B followed only by NUL will cancel tab stops. The form length must be set by the ESC C command prior to setting tabs. <br> Example: <br> LPRINT CHRs(27);CHR\$(66);CHR\$(10);CHR\$(20);CHR\$(40);CHR\$(0); |


| Printer Code | Printer Function |
| :---: | :---: |
| ESC C | Escape C (Set Lines per Page) <br> Format: ESC C;n; <br> Sets the page length. The ESC C command must have a value following it to specify the length of page desired. (Maximum form length for the printer is 127 lines.) <br> The example below sets the page length to 55 lines. The printer defaults to 66 lines per page when powered on or reset. <br> Example: <br> LPRINT CHR\$(27);CHR\$(67);CHR\$(55); <br> Escape C (Set Inches per Page) <br> Format: ESC C;n;m; <br> (Graphics Printer only) <br> Escape C sets the length of the page in inches. This command requires a value of 0 (zero) for $n$, and a value between 1 and 22 for m . <br> Example: <br> LPRINT CHR\$(27);CHRS(67);CHRS(0);CHR\$(12); |
| ESC D | Escape D (Set Horizontal Tab Stops) <br> Format: ESC D; $n_{1} ; n_{2} ; \ldots n_{k}$ NUL; <br> Sets the horizontal tab stop positions. The example below shows the horizontal tab stop positions set at printer column positions of 10,20 , and 40 . They are followed by CHRS(0), the NUL code. They must also be in ascending numeric order as shown. Tab stops can be set between 1 and 80 . When in the Compressed print mode, tab stops can be set up to 132 . <br> The maximum number of tabs that can be set is 112 . The Graphics Printer can have a maximum of 28 tab stops. The HT (CHR\$(9)) is used to execute a tab operation. <br> Example: <br> LPRINT CHR\$(27);CHR\$(68);CHR\$(10)CHR\$(20)CHR\$(40);CHR\$(0); |
| ESCE | Escape E (Emphasized) <br> Changes the printer to the Emphasized print mode. The speed of the printer is reduced to half speed during the Emphasized print mode. <br> Example: <br> LPRINT CHRS(27);CHR\$(69); |
| ESC F | Escape F (Emphasized Off) <br> Stops printing in the Emphasized print mode. Example: <br> LPRINT CHR\$(27):CHR\$(70); |
| ESC G | Escape G (Double Strike) <br> Changes the printer to the Double Strike print mode. The paper is spaced $1 / 216$ of an inch before the second pass of the print head. Example: <br> LPRINT CHR $\$(27)$ :CHR\$(71): |



Format: ESC J;n;
(Graphics Printer only)
When ESC $J$ is sent to the printer, the paper will feed in increments of $n / 216$ of an inch. The value of $n$ must be between 1 and 255 . The example below gives a line feed of $50 / 216$-inch. ESC $J$ is canceled after the line feed takes place.
Example:
LPRINT CHR\$(27);CHRs(74);CHR\$(50);

Format ESC K; $\mathrm{n}_{1} ; \mathrm{n}_{2} ; \mathrm{v}_{1} ; \mathrm{v}_{2} ; \ldots \mathrm{v}_{\mathrm{k}} ;$
(aphics Printer only)
and $n^{2}$ bytes to be transferred. $\mathrm{v}_{1}$ through $\mathrm{v}_{\mathrm{k}}$ are the bytes of the bit-image data. The number of bit-image data bytes $(k)$ is equal to $n_{1}+256 n_{2}$ and cannot exceed 480 bytes. At every horizontal position, each byte can print up to 8 vertical dots. Bit-image data may be mixed Note: Assign values to $n_{1}$ and $n_{2}$ as follows:
$n_{1}$ represents values from 0-255.
$\mathrm{n}_{2}$ represents values from 0-1 $\times 256$.
MSB is most significant bit and LSB is least significant bit.


Data sent to the printer.

| Text (20 characters) | ESC | $K$ | $n=360$ | Bit-image data | Next data |
| :--- | :--- | :--- | :--- | :--- | :--- |

In text mode, 20 characters in text mode correspond to 120 bit-image positions ( $20 \times 6=120$ ). The printable portion left in Bit-Image mode is 360 dot positions ( $480-120=360$ ).

Data sent to the printer.


Example:

```
TYPE B:GRAPH.TXT
1 'OPEN PRINTER IN RANDOM MODE WITH LENGTH OF 255
2 OPEN "LPT1:" AS #1
3 WIDTH "LPT1:",255
4 PRINT #1,CHRS(13);CHRS(10);
5 \text { SLASH\$=CHR\$(1)+CHRS(02)+CHR\$(04)+CHRS(08)}
6 SLASH$=SLASH$+CHR$(16)+CHR$(32)+CHR$(64)+CHRs(128)+CHRs(0)
7 GAP$=CHR$(0)+CHR$(0)+CHR$(0)
8 NDOTS=480
9 'ESC K N1 N2
10 PRINT #1,CHR$(27);"K";CHR$(NDOTS MOD 256);CHR$(FIX (NDOTS/256));
11' SEND NDOTS NUMBER OF BIT IMAGE BYTES
12 FOR I=1 TO NDOTS/12 'NUMBER OF SLASHES TO PRINT USING
    GRAPHICS
13 PRINT #1,SLASH$;GAPS;
14 NEXT I
15 CLOSE
16 END
```

This example will give you a row of slashes printed in the 480 Bit -Image mode.

| Printer Code | Printer Function |
| :---: | :---: |
| ESC L | Escape L (960 Bit-Image Graphics Mode) <br> Format: ESC $L ; n_{1} ; n_{2} ; v_{1} ; v_{2} ; \ldots v_{k}$, <br> (Graphics Printer only) <br> Changes from the Text mode to the Bit-Image Graphics mode. The input is similar to ESC K. The 960 Bit-Image mode prints at half the speed of the 480 Bit-Image Graphics mode, but can produce a denser graphic image. The number of bytes of bit-image Data $(k)$ is $n_{1}+256 n_{2}$ but cannot exceed $960 . n_{1}$ is in the range of 0 to 255. |
| ESC N | Escape $\mathbf{N}$ (Set Skip Perforation) <br> Format ESC N; n ; <br> (Graphics Printer only) <br> Sets the Skip Perforation function. The number following ESC N sets the value for the number of lines of Skip Perforation. The example shows a 12 -line skip perforation. This will print 54 lines and feed the paper 12 lines. The value of $n$ must be between 1 and 127. ESC N must be reset anytime the page length (ESC C) is changed. <br> Example: <br> CHRS(27);CHRS(78);CHR\$(12): |
| ESC 0 | Escape 0 (Cancel Skip Perforation) <br> (Graphics Printer only) <br> Cancels the Skip Perforation function. <br> Example: <br> LPRINT CHR\$(27):CHR\$(79); |
| ESC 5 | Escape S (Subscript/Superscript) <br> Format: ESC S;n; <br> (Graphics Printer only) <br> Changes the printer to the Subscript print mode when ESC S is followed by a 1, as in the example below. When ESC S is followed by a 0 (zero), the printer will print in the Superscript print mode. Example: <br> LPRINT CHRS(27);CHR\$(83);CHR\$(1); |
| ESC T | Escape T (Subscript/Superscript Off) <br> (Graphics Printer only) <br> The printer stops printing in the Subscript or Superscript print mode. <br> Example: <br> LPRINT CHRS(27):CHR\$(84): |
| ESC U | Escape U (Unidirectional Printing) <br> Format: ESC U;n; <br> (Graphics Printer only) <br> The printer will print from left to right following the input of ESC $\mathrm{U} ; 1$. When ESC $U$ is followed by a 0 (zero), the left to right printing operation is canceled. The Unidirectional print mode (ESC U) ensures a more accurate print-start position for better print quality. Example: <br> LPRINT CHRS(27);CHR\$(85);CHR\$(1); |

ESC N

Format ESC N;n;
(Graphics Printer only)
Sets the Skip Perforation function. The number following ESC N sets the value for the number of lines of Skip Perforation. The example shows a 12 -line skip perforation. This will print 54 lines and feed the paper 12 lines. The value of $n$ must be between 1 and 127. ESC $N$ must be reset anytime the page length (ESC C) is changed.
Example:
CHRS(27);CHRS(78);CHR\$(12):
ESC 0 Escape 0 (Cancel Skip Perforation)
(Graphics Printer only)
Cancels the Skip Perforation function.
Example:
LPRINT CHR\$(27):CHR\$(79):
ESC S Escape S (Subscript/Superscript)
Format: ESC S;n; (Graphics Printer only)
Changes the printer to the Subscript print mode when ESC S is followed by a 1, as in the example below. When ESC S is followed by a 0 (zero), the printer will print in the Superscript print mode.
Example:
LPRINT CHRS(27);CHR\$(83);CHRs(1);
ESC T Escape T (Subscript/Superscript Off) (Graphics Printer only)
The printer stops printing in the Subscript or Superscript print mode.
Example:
LPRINT CHRs(27):CHR\$(84);
ESC U Escape U (Unidirectional Printing)
Format: ESC U;n;
(Graphics Printer only)
The printer will print from left to right following the input of ESC U;1. When ESC $U$ is followed by a 0 (zero), the left to right printing operation is canceled. The Unidirectional print mode (ESC U) ensures a more accurate print-start position for better print quality. LPRINT CHR\$(27);CHR\$(85);CHR\$(1);

| Printer Code | Printer Function |
| :---: | :---: |
| ESC W | Escape W (Double Width) <br> Format: ESC W;n; <br> (Graphics Printer only) <br> Changes the printer to the Double Width print mode when ESC W is followed by a 1 . This mode is not canceled by a line-feed operation and must be canceled with ESC W followed by a 0 (zero). <br> Example: <br> LPRINT CHRS(27);CHR\$(87);CHRS(1); |
| ESC Y | Escape Y (960 Bit-Image Graphics Mode Normal Speed) <br> Format: ESC $\mathrm{Y}_{n_{1}} ; \mathrm{n}_{2} ; v_{1} ; v_{2} ; \ldots v_{k}$; <br> (Graphics Printer only) <br> Changes from the Text mode to the 960 Bit-Image Graphics mode. <br> The printer prints at normal speed during this operation and cannot print dots on consecutive dot positions. The input of data is similar to ESC L. |
| ESC 2 | Escape $\mathbf{Z}$ (1920 Bit-Image Graphics Mode) <br> Format: ESC $Z ; n_{1} ; n_{2} ; v_{1} ; \mathbf{v}_{2} ; \ldots v_{\mathbf{k}} ;$ <br> (Graphics Printer only) <br> Changes from the Text mode to the 1920 Bit-Image Graphics mode. The input is similar to the other Bit-Image Graphics modes. ESC Z can print only every third dot position. |
| DEL | Delete (Clear Printer Buffer) <br> (Graphics Printer ignores DEL) <br> Clears the printer buffer. Control codes, except SO, still remain in effect. DIP switch 1-5 must be in the Off position. <br> Example: <br> LPRINT CHRS(127); |



Matrix Printer Character Set (Part 1 of 2)


Matrix Printer Character Set (Part 2 of 2)


Graphics Printer Character Set 1 (Part 1 of 2)


Graphics Printer Character Set 1 (Part 2 of 2)


Graphics Printer Character Set 2 (Part 1 of 2)


Graphics Printer Character Set 2 (Part 2 of 2)

## IBM Printer Adapter

The printer adapter is specifically designed to attach printers with a parallel port interface, but it can be used as a general input/output port for any device or application that matches its input/output capabilities. It has 12 TTL-buffer output points, which are latched and can be written and read under program control using the processor In or Out instruction. The adapter also has five steady-state input points that may be read using the processor's In instructions.

In addition, one input can also be used to create a processor interrupt. This interrupt can be enabled and disabled under program control. Reset from the power-on circuit is also ORed with a program output point, allowing a device to receive a power-on reset when the processor is reset.

The input/output signals are made available at the back of the adapter through a right-angled, PCB-mounted, 25 -pin, D-shell connector. This connector protrudes through the rear panel of the system or expansion unit, where a cable may be attached.

When this adapter is used to attach a printer, data or printer commands are loaded into an 8 -bit, latched, output port, and the strobe line is activated, writing data to the printer. The program then may read the input ports for printer status indicating when the next character can be written, or it may use the interrupt line to indicate "not busy" to the software.

The output ports may also be read at the card's interface for diagnostic loop functions. This allows faults to be isolated between the adapter and the attaching device.

This same function is also part of the combination IBM Monochrome Display and Printer Adapter. A block diagram of the printer adapter is on the next page.


Printer Adapter Block Diagram

## Programming Considerations

The printer adapter responds to five I/O instructions: two output and three input. The output instructions transfer data into 2 latches whose outputs are presented on pins of a 25 -pin D-shell connector.

Two of the three input instructions allow the processor to read back the contents of the two latches. The third allows the processsor to read the real time status of a group of pins on the connector.

A description of each instruction follows.

|  <br> Printer Adapter |  |  | Printer Adapter |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output to address hex 3BC |  |  | Output to address hex 378 |  |  |  |  |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 |

The instruction captures data from the data bus and is present on the respective pins. These pins are each capable of sourcing 2.6 mA and sinking 24 mA .

It is essential that the external device not try to pull these lines to ground.

| IBM Monochrome Display \& Printer Adapter | Printer Adapter |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Output to address hex 3BE | Output to address hex 37A |  |  |  |
| Bit 4 | $\overline{\text { Bit }} 3$ | Bit 2 | $\overline{\text { Bit }} 1$ | $\overline{\mathrm{Bit}} 0$ |
| IRQ <br> Enable | Pin 17 | Pin 16 | Pin 14 | Pin 1 |

This instruction causes the latch to capture the five least significant bits of the data bus. The four least significant bits present their outputs, or inverted versions of their outputs, to the respective pins shown above. If bit 4 is written as 1 , the card will interrupt the processor on the condition that pin 10 transitions high to low.

These pins are driven by open collector drivers pulled to +5 Vdc through 4.7 k -ohm resistors. They can each sink approximately 7 mA and maintain 0.8 volts down-level.

|  <br> Printer Adapter | Printer Adapter |
| :---: | :---: |
| Input from address Hex 3BC | Input from address hex 378 |

This command presents the processor with data present on the pins associated with the out to hex 3BC. This should normally reflect the exact value that was last written to hex 3 BC . If an external device should be driving data on these pins (in violation of usage groundrules) at the time of an input, this data will be ORed with the latch contents.

| IBM Monochrome Display 8 <br> Printer Adapter | Printer Adapter |
| :---: | :---: |
| Input from address hex 3BD | Input from address hex 379 |

This command presents realtime status to the processor from the pins as follows.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| Pin 11 | Pin 10 | Pin 12 | Pin 13 | Pin 15 | - | - | - |


|  <br> Printer Adapter | Printer Adapter |
| :---: | :---: |
| Input from address hex 3BE | Input from address hex 37A |

This instruction causes the data present on pins $1,14,15,17$, and the IRQ bit to read by the processor. In the absence of external drive applied to these pins, data read by the processor will exactly match data last written to hex 3BE in the same bit positions. Note that data bits 0-2 are not included. If external drivers are dotted to these pins, that data will be ORed with data applied to the pins by the hex 3BE latch.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 <br> IRQ <br> Enable <br> Por=0 | Bit 3 <br> Pin 17 | Bit 2 <br> Por 16 | Bit 1 <br> Pin 14 | Bit 0 <br> Pin 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

These pins assume the states shown after a reset from the processor.


| At Standard TTL Levels |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Signal <br> Name | Adapter |  |
|  |  | Pin Number |  |
| Printer | - Strobe | 1 | Printer <br> Adapter |
|  | +Data Bit 0 | 2 |  |
|  | +Data Bit 1 | 3 |  |
|  | +Data Bit 2 | 4 |  |
|  | +Data Bit 3 | 5 |  |
|  | +Data Bit 4 | 6 |  |
|  | +Data Bit 5 | 7 |  |
|  | +Data Bit 6 | 8 |  |
|  | +Data Bit 7 | 9 |  |
|  | - Acknowledge | 10 |  |
|  | +Busy | 11 |  |
|  | +P.End (out of paper) | 12 |  |
|  | +Select | 13 |  |
|  | - Auto Feed | 14 |  |
|  | - Error | 15 |  |
|  | - Initialize Printer | 16 |  |
|  | - Select Input | 17 |  |
|  | Ground | 18-25 |  |

## Connector Specifications

## IBM Monochrome Display and Printer Adapter

This chapter has two functions. The first is to provide the interface-to the IBM Monochrome Display. The second provides a parallel interface for the IBM CPS Printer. This second function is fully discussed in the "IBM Printer Adapter" section.

The monitor adapter is designed around the Motorola 6845 CRT controller module. There are 4 K bytes of static memory on the adapter which is used for the display buffer. This buffer has two ports and may be accessed directly by the processor. No parity is provided on the display buffer.

Two bytes are fetched from the display buffer in 553 ns , providing a data rate of 1.8 M bytes/second.

The monitor adapter supports 256 different character codes. An 8 K -byte character generator contains the fonts for the character codes. The characters, values, and screen characteristics are given in "Appendix C: Of Characters, Keystrokes, and Color."

This monitor adapter, when used with a display containing P39 phosphor, will not support a light pen.

Where possible, only one low-power Schottky (LS) load is present on any I/O slot. Some of the address bus lines have two LS loads. No signal has more than two LS loads.

Characteristics of the monitor adapter are listed below:

- 80 by 25 screen
- Direct-drive output
- 9 by 14 character box
- 7 by 9 character
- 18 kHz monitor
- Character attributes


IBM Monochrome Adapter Block Diagram

## Programming Considerations

The following table summarizes the 6845 internal data registers, their functions, and their parameters. For the IBM Monochrome Display, the values must be programmed into the 6845 to ensure proper initialization of the device.

| Register Number | Register File | Program Unit | IBM Monochrome <br> Display <br> (Address in hex) |
| :---: | :---: | :---: | :---: |
| RO | Horizontal Total | Characters | 61 |
| R1 | Horizontal Displayed | Characters | 50 |
| R2 | Horizontal Sync Position | Characters | 52 |
| R3 | Horizontal Sync Width | Characters | F |
| R4 | Vertical Total | Character Rows | 19 |
| R5 | Vertical Total Adjust | Scan Line | 6 |
| R6 | Vertical Displayed | Character Row | 19 |
| R7 | Vertical Sync Position | Character Row | 19 |
| R8 | Interlace Mode | -------- | 02 |
| R9 | Maximum Scan Line Address | Scan Line | D |
| R10 | Cursor Start | Scan Line | B |
| R11 | Cursor End | Scan Line | C |
| R12 | Start Address (H) | --...--- | 00 |
| R13 | Start Address (L) | --- | 00 |
| R14 | Cursor (H) | --.-.... | 00 |
| R15 | Cursor (L) | -------- | 00 |
| R16 | Reserved | --->.--- | -- |
| R17 | Reserved | -- | -- |

To ensure proper initialization, the first command issued to the attachment must be to send to CRT control port 1 (hex 3B8), a hex 01 , to set the high-resolution mode. If this bit is not set, then the processor access to the monochrome adapter must never occur. If the high-resolution bit is not set, the processor will stop running.

System configurations that have both an IBM Monochrome Display Adapter and Printer Adapter, and an IBM Color/Graphics Monitor Adapter, must ensure that both adapters are properly initialized after a power-on reset. Damage to either display may occur if not properly initialized.

The IBM Monochrome Display and Printer Adapter supports 256 different character codes. In the character set are alphanumerics and block graphics. Each character in the display buffer has a corresponding character attribute. The character code must be an even address, and the attribute code must be an odd address in the display buffer.


Character Code Even Address (M)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BL | R | G | B | 1 | R | G | B |

Attribute Code Odd Address ( $\mathrm{M}+1$ )


The adapter decodes the character attribute byte as defined above. The blink and intensity bits may be combined with the foreground and background bits to further enhance the character attribute functions listed below.


The 4 K display buffer supports one screen of 25 rows of 80 characters, plus a character attribute for each display character. The starting address of the buffer is hex B0000. The display buffer can be read from using DMA; however, at least one wait-state will be inserted by the processor. The duration of the wait-state will vary, because the processor/monitor access is synchronized with the character clock on this adapter.

Interrupt level 7 is used on the parallel interface. Interrupts can be enabled or disabled through the printer control port. The interrupt is a high-level active signal.

The figure below breaks down the functions of the $\mathrm{I} / \mathrm{O}$ address decode for the adapter. The I/O address decode is from hex 3B0 through hex 3BF. The bit assignment for each I/O address follows:

| I/O Register <br> Address | Function |
| :--- | :--- |
| 3BO | Not Used |
| 3B1 | Not Used |
| 3B2 | Not Used |
| 3B3 | Not Used |
| $3 B 4^{*}$ | 6845 Index Register |
| 3B5** | 6845 Data Register |
| 3B6 | Not Used |
| 3B7 | Not Used |
| 3B8 | CRT Control Port 1 |
| 3B9 | Reserved |
| 3BA | CRT Status Port |
| 3BB | Reserved |
| 3BC | Parallel Data Port |
| 3BD | Printer Status Port |
| 3BE | Printer Control Port |
| 3BF | Not Used |
| *The 6845 Index and Data Registers are |  |
| used to program the CRT controller to |  |
| interface the high-resolution IBM |  |
| Monochrome Display. |  |

1/O Address and Bit Map

| Bit <br> Number | Function |
| :--- | :--- |
| 0 | +High Resolution Mode |
| 1 | Not Used |
| 2 | Not Used |
| 3 | +Video Enable |
| 4 | Not Used |
| 5 | +Enable Blink |
| 6,7 | Not Used |

## 6845 CRT Control Port 1 (Hex 3B8)

| Bit <br> Number | Function |
| :---: | :--- |
| 0 | +Horizontal Drive |
| 1 | Reserved |
| 2 | Reserved |
| 3 | +Black/White Video |

## 6845 CRT Status Port (Hex 3BA)



At Standard TTL Levels

| IBM <br> Monochrome Display | Ground |  | 1 | IBM <br> Monochrome <br> Display and <br> Printer Adapter |
| :---: | :---: | :---: | :---: | :---: |
|  | Ground |  | 2 |  |
|  |  | Not Used | 3 |  |
|  |  | Not Used | 4 |  |
|  |  | Not Used | 5 |  |
|  | +Intensity |  | 6 |  |
|  | +Video |  | 7 |  |
|  | +Horizontal |  | 8 |  |
|  | - Vertical |  | 9 |  |

Note: Signal voltages are 0.0 to $\mathbf{0 . 6} \mathrm{Vdc}$ at down level and +2.4 to 3.5 Vdc at high level.

## Connector Specifications

Notes:

1-120 Monochrome Adapter

## IBM Monochrome Display

The high-resolution IEM Monochrome Display attaches to the system unit through two cables approximately 3 feet (914 millimeters) in length. One cable is a signal cable that contains the direct drive interface from the IBM Monochrome Display and Printer Adapter.

The second cable provides ac power to the display from the system unit. This allows the system-unit power switch to also control the display unit. An additional benefit is a reduction in the requirements for wall outlets to power the system. The display contains an $11-1 / 2$ inch ( 283 millimeters), diagonal $90^{\circ}$ deflection CRT. The CRT and analog circuits are packaged in an enclosure so the display may either sit on top of the system unit or on a nearby tabletop or desk. The unit has both brightness and contrast adjustment controls on the front surface that are easily accessible to the operator.

## Operating Characteristics

Screen

- High-persistence green phosphor (P 39).
- Etched surface to reduce glare.
- Size is 80 characters by 25 lines.
- Character box is 9 dots wide by 14 dots high.


## Video Signal

- Maximum bandwidth of 16.257 MHz .


## Vertical Drive

- Screen refreshed at 50 Hz with 350 lines of vertical resolution and 720 lines of horizontal resolution.


## Horizontal Drive

- Positive-level, TTL-compatibility at a frequency of 18.432 kHz .


## IBM Color/Graphics Monitor Adapter

The IBM Color/Graphics Monitor Adapter is designed to attach to the IBM Color Display, to a variety of television-frequency monitors, or to home television sets (user-supplied RF modulator is required for home television sets). The adapter is capable of operating in black-and-white or color. It provides three video interfaces: a composite-video port, a direct-drive port, and a connection interface for driving a user-supplied RF modulator. In addition, a light pen interface is provided.

The adapter has two basic modes of operation: alphanumeric (A/N) and all-points-addressable graphics (APA). Additional modes are available within the $\mathbf{A} / \mathbf{N}$ and APA modes. In the $\mathrm{A} / \mathrm{N}$ mode, the display can be operated in either a 40 -column by 25 -row mode for a low-resolution monitor or home television, or in an 80 -column by 25 -row mode for high-resolution monitors. In both modes, characters are defined in an 8 -wide by 8 -high character box and are 7 -wide by 7 -high, with one line of descender for lowercase characters. Both uppercase and lowercase characters are supported in all modes.

The character attributes of reverse video, blinking, and highlighting are available in the black-and-white mode. In the color mode, sixteen foreground and eight background colors are available for each character. In addition, blinking on a per-character basis is available.

The monitor adapter contains 16 K bytes of storage. As an example, a 40 -column by 25 -row display screen uses 1000 bytes to store character information, and 1000 bytes to store attribute/color information. This would mean that up to eight display screens can be stored in the adapter memory. Similarly, in an 80 -column by 25 -row mode, four display screens may be stored in the adapter. The entire 16 K bytes of storage on the display adapter are directly addressable by the processor, which allows maximum software flexibility in managing the screen.

In $\mathbf{A} / \mathbf{N}$ color modes, it is also possible to select the color of the screen's border. One of sixteen colors can be selected.

In the APA mode, there are two resolutions available: a medium-resolution color graphics mode ( 320 PELs by 200 rows) and a high-resolution black-and-white graphics mode (640 PELs by 200 rows). In the medium-resolution mode, each picture element (PEL) may have one of four colors. The background color (color 0 ) may be any of the 16 possible colors. The remaining three colors come from one of the two software-selectable palettes. One palette contains green/red/ brown; the other contains cyan/magenta/white.

The high-resolution mode is available only in black-and-white because the entire 16 K bytes of storage in the adapter is used to define the on or off state of the PELs.

The adapter operates in noninterlace mode at either 7 or 14 MHz , depending on the mode of operation selected.

In the $\mathrm{A} / \mathrm{N}$ mode, characters are formed from a ROM character generator. The character generator contains dot patterns for 256 different characters. The character set contains the following major groupings of characters:

- 16 special characters for game support
- 15 characters for word-processing editing support
- 96 characters for the standard ASCII graphics set
- 48 characters for foreign-language support
- 48 characters for business block-graphics support (allowing drawing of charts, boxes, and tables using single and double lines)

16 selected Greek characters

- 15 selected scientific-notation characters

The color/graphics monitor adapter function is packaged on a single card. The direct-drive and composite-video ports are right-angle mounted connectors on the adapter, and extend through the rear panel of the unit. The direct-drive video port is a 9 -pin D-shell female connector. The composite-video port is a standard female phono-jack.

The display adapter is implemented using a Motorola 6845 CRT controller device. This adapter is highly programmable with respect to raster and character parameters. Therefore, many additional modes are possible with clever programming of the adapter.

A block diagram of the color/graphics adapter is on the following page.


## Descriptions of Major Components

## Motorola 6845 CRT Controller

This device provides the necessary interface to drive a raster-scan CRT.

## Mode Set Register

This is a general-purpose, programmable, I/O register. It has I/O ports that may be individually programmed. Its function in this attachment is to provide mode selection and color selection in the medium-resolution color-graphics mode.

## Display Buffer

The display buffer resides in the processor-address space, starting at address hex B8000. It provides $\mathbf{1 6 K}$ bytes of dynamic read/write memory. A dual-ported implementation allows the processor and the graphics control unit to access the buffer. The processor and the CRT control unit have equal access to this buffer during all modes of operation, except in the high-resolution alphanumeric mode. In this mode, only the processor should access this buffer during the horizontal-retrace intervals. While the processor may write to the required buffer at any time, a small amount of display interference will result if this does not occur during the horizontal-retrace intervals.

## Character Generator

This attachment utilizes a ROM character generator. It consists of 8 K bytes of storage that cannot be read from or written to under software control. This is a general-purpose ROM character generator with three different character fonts. Two character fonts are used on the color/graphics adapter: a 7 -high by 7 -wide double-dot font and a 5 -wide by 7 -high single-dot font. The font is selected by a jumper (P3). The single-dot font is selected by inserting the jumper; the double-dot font is selected by removing the jumper.

## Timing Generator

This generator produces the timing signals used by the 6845 CRT controller and by the dynamic memory. It also resolves the processor/graphic controller contentions for accessing the display buffer.

## Composite Color Generator

This generator produces base band video color information.

## Alphanumeric Mode

Every display-character position in the alphanumeric mode is defined by two bytes in the regen buffer (a part of the monitor adapter), not the system memory. Both the color/graphics and the monochrome display adapter use the following 2-byte character/attribute format.


The functions of the attribute byte are defined by the following table:

| Attribute Function | Attribute Byte |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | B | R | G | B | 1 | R | G | B |
|  | FG | Background |  |  | Foreground |  |  |  |
| Normal | B | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| Reverse Video | B | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| Nondisplay (Black) | B | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| Nondisplay (White) | B | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

I = Highlighted Foreground (Character)
B = Blinking Foreground (Character)

The attribute byte definitions are:


In the alphanumeric mode, the display mode can be operated in either a low-resolution mode or a high-resolution mode.

The low-resolution alphanumeric mode has the following features:

- Supports home color televisions or low-resolution monitors
- Displays up to 25 rows of 40 characters each
- ROM character generator that contains dot patterns for a maximum of 256 different characters
- Requires 2,000 bytes of read/write memory (on the adapter)
- Character box is 8 -high by 8 -wide
- Two jumper-controlled character fonts are available:

5-wide by 7 -high single-dot character font with one descender
7 -wide by 7 -high double-dot character font with one descender

- One character attribute for each character

The high-resolution alphanumeric mode has the following features:

- Supports the IBM Color Display or other color monitor with direct-drive input capability
- Supports a black-and-white composite-video monitor
- Displays up to 25 rows of 80 characters each
- ROM displays generator that contains dot patterns for a maximum of 256 different characters
- Requires 4,000 bytes of read/write memory (on the adapter)
- Character box is 8 -high by 8 -wide
- Two jumper-controlled character fonts are available:

5-wide by 7-high single-dot character font with one descender 7 -wide by 7 -high double-dot character font with one descender

- One character attribute for each character


## Monochrome vs Color/Graphics Character Attributes

Foreground and background colors are defined by the attribute byte of each character, whether using the IBM Monochrome Display and Printer Adapter or the IBM Color/Graphics Monitor Adapter. The following table describes the colors for each adapter:

| 7 | 6 | Att 5 | 4 | 3 | 2 | 1 | 0 | Monochrome Display Adapter |  | Color/Graphics Monitor Adapter |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | 月 | G | B | 1 | R | G | B | Background Color | Character Color | Background Color | Character Color |
| FG Background |  |  |  | Foreground |  |  |  |  |  |  |  |
| B | 0 | 0 | 0 | , |  | 1 | 1 | Black | White | Black | White |
| B | 1 | 1 | 1 | 1 | 0 | 0 | 0 | White | Black | White | Black |
| B | 0 | 0 | 0 | - |  | 0 | 0 | Black | Black | Black | Black |
| B | 1 | 1 | 1 | 1 |  | 1 | 1 | White | White | White | White |

The monochrome display adapter will produce white characters on a white background with any other code. The color/graphics adapter will change foreground and background colors according to the color value selected. The color values for the various red, green, blue, and intensity bit settings are given in the table below.

| R | G | B | I | Color |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | 0 | 0 | 0 | Black |
| 0 | 0 | 1 | 0 | Blue |
| 0 | 1 | 0 | 0 | Green |
| 0 | 1 | 1 | 0 | Cyan |
| 1 | 0 | 0 | 0 | Red |
| 1 | 0 | 1 | 0 | Magenta |
| 1 | 1 | 0 | 0 | Brown |
| 1 | 1 | 1 | 0 | White |
| 0 | 0 | 0 | 1 | Gray |
| 0 | 0 | 1 | 1 | Light Blue |
| 0 | 1 | 0 | 1 | Light Green |
| 0 | 1 | 1 | 1 | Light Cyan |
| 1 | 0 | 0 | 1 | Light Red |
| 1 | 0 | 1 | 1 | Light Magenta |
| 1 | 1 | 0 | 1 | Yellow |
| 1 | 1 | 1 | 1 | White (High Intensity) |

Code written with an underline attribute for the IBM
Monochrome Display, when executed on a color/graphics monitor adapter, will result in a blue character where the underline attribute is encountered. Also, code written on a color/graphics monitor adapter with blue characters will be displayed as white characters on a black background, with a white underline on the IBM Monochrome Display.

Remember that not all monitors recognize the intensity (I) bit.

## Graphics Mode

The IBM Color/Graphics Monitor Adapter has three modes available within the graphics mode. They are low-resolution color graphics, medium-resolution color graphics, and high-resolution color graphics. However, only medium- and high-resolution graphics are supported in ROM. The following table summarizes the three modes.

|  | Horizontal <br> (PELs) | Vertical <br> (Rows) | Number of Colors Available <br> (Includes Background Color) |
| :--- | :---: | :---: | :--- |
| Low Resolution <br> Mesium <br> Resolution | 160 | 100 | 16 (Includes black-and-white) <br> 4 Colors Total <br> of 16 for Background and <br> 1 of Green, Red, or Brown or <br> 1 of Cyan, Magenta, or White <br> Black-and-white only |

## Low-Resolution Color-Graphics Mode

The low-resolution mode supports home television or color monitors. This mode is not supported in ROM. It has the following features:

- Contains a maximum of $\mathbf{1 0 0}$ rows of $\mathbf{1 6 0}$ PELs, with each PEL being 2-high by 2 -wide
- Specifies 1 of $\mathbf{1 6}$ colors for each PEL by the I, R,G, and B bits
- Requires $\mathbf{1 6 , 0 0 0}$ bytes of read/write memory (on the adapter)
- Uses memory-mapped graphics


## Medium-Resolution Color-Graphics Mode

The medium-resolution mode supports home televisions or color monitors. It has the following features:

- Contains a maximum of $\mathbf{2 0 0}$ rows of $\mathbf{3 2 0}$ PELs, with each PEL being 1 -high by 1 -wide
- Preselects one of four colors for each PEL
- Requires $\mathbf{1 6 , 0 0 0}$ bytes of read/write memory (on the adapter)
- Uses memory-mapped graphics
- Formats 4 PELs per byte in the following manner:

| 76 | 54 | 32 | 10 |
| :---: | :---: | :---: | :---: |
| C1 C0 | C1 C0 | C1 Co | C1 C0 |
| First Display PEL | Second <br> Display <br> PEL | Third Display PEL | Fourth Display PEL |

- Organizes graphics storage in two banks of $\mathbf{8 , 0 0 0}$ bytes, using the following format:

| Memory Address (in hex) | Function |
| :---: | :---: |
| B8000 | Even Scans <br> (0,2,4,...198) <br> 8,000 bytes |
| B9F3F | Not Used |
| BAOOO | Odd Scans <br> (1.3.5... 199) <br> 8.000 Bytes |
| BBF3F | Not Used |
| BBFFF |  |

Address hex B8000 contains PEL instruction for the upper-left comer of the display area.

- Color selection is determined by the following logic:

| C1 | CO | Function |
| :---: | :---: | :--- |
| $\mathbf{0}$ | 0 | Dot takes on the color of 1 of 16 preselected background colors |
| 0 | 1 | Selects first color of preselected Color Set 1 or Color Set 2 |
| 1 | 0 | Selects second color of preselected Color Set 1 or Color Set 2 |
| 1 | 1 | Selects third color of preselected Color Set 1 or Color Set 2 |

C 1 and CO will select 4 of 16 preselected colors. This color selection (palette) is preloaded in an I/O port.

The two colors are:

| Color Set 1 | Color Set 2 |
| :--- | :--- |
| Color 1 is Green | Color 1 is Cyan |
| Color 2 is Red | Color 2 is Magenta |
| Color 3 is Brown | Color 3 is White |

The background colors are the same basic 8 colors as defined for low-resolution graphics, plus 8 alternate intensities defined by the intensity bit, for a total of 16 colors, including black and white.

## High-Resolution Black-and-White Graphics Mode

The high-resolution mode supports color monitors. This mode has the following features:

- Contains a maximum of 200 rows of 640 PELs, with each PEL being 1 -high by 1 -wide.
- Supports black-and-white mode only.
- Requires 16,000 bytes of read/write memory (on the adapter).
- Addressing and mapping procedures are the same as medium-resolution color graphics, but the data format is different. In this mode, each bit in memory is mapped to a PEL on the screen.
- Formats 8 PELs per byte in the following manner:



## Description of Basic Operations

In the alphanumeric mode, the adapter fetches character and attribute information from its display buffer. The starting address of the display buffer is programmable through the 6845, but it must be an even address. The character codes and attributes are then displayed according to their relative positions in the buffer.


The processor and the display control unit have equal access to the display buffer during all the operating modes, except the high-resolution alphanumeric mode. During this mode, the processor should access the display buffer during the vertical retrace time. If it does not, the display will be affected with random patterns as the processor is using the display buffer. In the alphanumeric mode, the characters are displayed from a prestored ROM character generator that contains the dot patterns of all the displayable characters.

In the graphics mode, the displayed dots and colors (up to 16 K bytes) are also fetched from the display buffer. The bit configuration for each graphics mode is explained in "Graphics Mode."

| I | R | G | B | Color |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | Black |
| 0 | 0 | 0 | 1 | Blue |
| 0 | 0 | 1 | 0 | Green |
| 0 | 0 | 1 | 1 | Cyan |
| 0 | 1 | 0 | 0 | Red |
| 0 | 1 | 0 | 1 | Magenta |
| 0 | 1 | 1 | 0 | Brown |
| 0 | 1 | 1 | 1 | White |
| 1 | 0 | 0 | 0 | Gray |
| 1 | 0 | 0 | 1 | Light Blue |
| 1 | 0 | 1 | 0 | Light Green |
| 1 | 0 | 1 | 1 | Light Cyan |
| 1 | 1 | 0 | 0 | Light Red |
| 1 | 1 | 0 | 1 | Light Magenta |
| 1 | 1 | 1 | 0 | Yellow |
| 1 | 1 | 1 | 1 | High Intensity White |

Summary of Available Colors

## Programming Considerations

## Programming the 6845 CRT Controller

The 6845 has 19 accessible internal registers, which are used to define and control a raster-scan CRT display. One of these registers, the Index register, is actually used as a pointer to the other 18 registers. It is a write-only register, which is loaded from the processor by executing an 'out' instruction to I/O address hex 3D4. The five least significant bits of the I/O bus are loaded into the Index register.

In order to load any of the other 18 registers, the Index register is first loaded with the necessary pointer; then the Data Register is loaded with the information to be placed in the selected register. The Data Register is loaded from the processor by executing an Out instruction to I/O address hex 3D5.

The following table defines the values that must be loaded into the 6845 CRT Controller registers to control the different modes of operation supported by the attachment:

| Address Aegister | Register Number | Register Type | Units | 1/0 | 40 by 25 Alphanumeric | 80 by 25 Alphanumeric | Graphic Modes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Ro | Horizontal Total | Character | Write Only | 38 | 71 | 38 |
| 1 | R1 | Horizontal Displayed | Character | Write <br> Only | 28 | 50 | 28 |
| 2 | R2 | Horizontal Sync Position | Character | Write Only | 20 | 5A | 20 |
| 3 | R3 | Horizontal Sync Width | Character | Write Only | OA | OA | OA |
| 4 | R4 | Vertical Total | Character Row | Write Only | 1F | 1F | 7 F |
| 5 | R5 | Vertical Total Adjust | Scan Line | Write Only | 06 | 06 | 06 |
| 6 | R6 | Vertical Displayed | Character Row | Write Only | 19 | 19 | 64 |
| 7 | R7 | Vertical Sync Position | Character Row | Write Only | 1 C | 1 C | 70 |
| 8 | R8 | Interlace Mode | - | Write <br> Only | 02 | 02 | 02 |
| 9 | R9 | Maximum Scan Line Address | Scan Line | Write Only | 07 | 07 | 01 |
| A | R10 | Cursor Start | Scan Line | Write Only | 06 | 06 | 06 |
| B | R11 | Cursor End | Scan Line | Write Only | 07 | 07 | 07 |
| C | R12 | Start <br> Address (H) | - | Write Only | 00 | 00 | 00 |
| D | R13 | Start <br> Address (L) | - | Write Only | 00 | 00 | 00 |
| E | R14 | Cursor <br> Address (H) | - | Read/ Write | XX | XX | XX |
| F | R15 | Cursor Address (L) | - | Read/ Write | XX | XX | XX |
| 10 | R16 | Light Pen (H) | - | Read Only | XX | XX | XX |
| 11 | R17 | Light Pen (L) | - | Read Only | XX | XX | XX |
| Note: All register values are given in hexadecimal |  |  |  |  |  |  |  |

## 6845 Register Description

## Programming the Mode Control and Status Register

The following I/O devices are defined on the color/graphics adapter.

| Hex Address | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | Function ol Register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $3 \mathrm{D8}$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | Mode Control Register (D0) |
| 3 D 9 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | Color Select Register (D0) |
| 3DA | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | Status Register (D1) |
| 3DB | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | Clear Light Pen Latch |
| 3DC | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | Preset Light Pen Latch |
| 3 D 4 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | Z | 2 | 0 | 6845 Index Register |
| 3D5 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 2 | Z | 1 | 6845 Data Register |
| 3 D 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 2 | Z | 0 | 6845 Registers |
| 3 D 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | Z | Z | 1 | 6845 Registers |
| $\mathrm{Z}=$ don't care condition |  |  |  |  |  |  |  |  |  |  |  |

## Color-Select Register

This is a 6-bit output-only register (cannot be read). Its I/O address is hex 3D9, and it can be written to by using the 8088 I/O Out command.

| Bit 0 | Selects B (Blue) Border Color in $40 \times 25$ Alphanumeric Mode <br> Selects B (Blue) Background Color in $320 \times 200$ Graphics Mode <br> Selects B (Blue) Foreground Color in $640 \times 200$ Graphics Mode |
| :--- | :--- |
| Bit 1 | Selects G (Green) Border Color in $40 \times 25$ Alphanumeric Mode <br> Selects G (Green) Background Color in $320 \times 200$ Graphics Mode <br> Selects G (Green) Foreground Color in $640 \times 200$ Graphics Mode |
| Bit 2 | Selects R (Red) Border Color in $40 \times 25$ Alphanumeric Mode <br> Selects R (Red) Background Color in $320 \times 200$ Graphics Mode <br> Selects R (Red) Foreground Color in $640 \times 200$ Graphics Mode |
| Bit 3 | Selects I (Intensified) Border Color in $40 \times 25$ Alphanumeric Mode <br> Selects I (Intensified) Background Color in 320 $\times 200$ Graphics Mode <br> Selects I (Intensified) Foreground Color in $640 \times 200$ Graphics Mode |
| Bit 4 | Selects Alternate, Intensified Set of Colors in Graphics Mode <br> Selects Background Colors in the Alphanumeric Mode |
| Bit 5 | Selects Active Color Set in 320 $\times 200$ Graphics Mode |
| Bit 6 | Not Used |
| Bit 7 | Not Used |

Bits $0,1,2,3$ These bits select the screen's border color in the $40 \times 25$ alphanumeric mode. They select the screen's background color ( $\mathrm{C} 0-\mathrm{C} 1$ ) in the medium-resolution ( 320 by 200 ) color-graphics mode.

Bits 4 This bit, when set, will select an alternate, intensified set of colors. Selects background colors in the alphanumeric mode.

Bit 5 This bit is only used in the medium-resolution ( 320 by 200) color-graphics mode. It is used to select the active set of screen colors for the display.

When bit 5 is set to 1 , colors are determined as follows:

| C1 | C0 | Set Selected |
| :---: | :---: | :--- |
| 0 | 0 | Background (Defined by bits 0-3 of port hex 3D9) |
| 0 | 1 | Cyan |
| 1 | 0 | Magenta |
| 1 | 1 | White |

When bit 5 is set to 0 , colors are determined as follows:

| C1 | C0 | Set Selected |
| :---: | :---: | :--- |
| 0 | 0 | Background (Defined by bits 0-3 of port hex 3D9) |
| 0 | 1 | Green |
| 1 | 0 | Red |
| 1 | 1 | Brown |

## Mode-Select Register

This is a 6-bit output-only register (cannot be read). Its I/O address is hex 3D8, and it can be written to using the 8088 I/O Out command.

The following is a description of the register's functions:

[^4]Bit 0 A 1 selects 80 by 25 alphanumeric mode
A 0 selects 40 by 25 alphanumeric mode
Bit 1 A 1 selects 320 by 200 graphics mode
A 0 selects alphanumeric mode
Bit 2 A 1 selects black-and-white mode
A 0 selects color mode
Bit 3 A 1 enables the video signal at certain times when modes are being changed. The video signal should be disabled when changing modes.

Bit 4 A 1 selects the high-resolution (640 by 200) black-and-white graphics mode. One color of 8 can be selected on direct-drive sets in this mode by using register hex 3D9.

Bit 5 When on, this bit will change the character background intensity to the blinking attribute function for alphanumeric modes. When the high-order attribute bit is not selected, 16 background colors (or intensified colors) are available. For normal operation, this bit should be set to 1 to allow the blinking function.

## Mode Register Summary

Bits

| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 0 | 1 |
| 0 | 0 | 0 | $\mathbf{1}$ | 0 | 1 |
| 1 | 0 | 1 | $\mathbf{1}$ | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | $\mathbf{1}$ |
| 0 | $\mathbf{1}$ | 1 | 1 | 0 | $\mathbf{z}$ |
| 0 | 1 | 0 | 1 | 0 | $\mathbf{z}$ |
| 0 | 1 | 1 | 1 | 1 | $\mathbf{z}$ |

$40 \times 25$ Alphanumeric Black-and-White $40 \times 25$ Alphanumeric Color
$80 \times 25$ Alphanumeric Black-and-White
$80 \times 25$ Alphanumeric Color $320 \times 200$ Black-and-White Graphics $320 \times 200$ Color Graphics $640 \times 200$ Black-and-White Graphics

z = don't care condition
Note: The low-resolution (160 by 100) mode requires special programming and is set up as the 40 by 25 alphanumeric mode.

## Status Register

The status register is a 4-bit read-only register. Its I/O address is hex 3DA, and it can be read using the $8088 \mathrm{I} / \mathrm{O}$ In instruction. The following is a description of the register functions:

```
Bit O Display Enable
Bit 1 Light-Pen Trigger Set
Bit 2 Light-Pen Switch Made
Bit 3 Vertical Sync
Bit 4 Not Used
Bit 5 Not Used
Bit }6\mathrm{ Not Used
Bit }7\mathrm{ Not Used
```

Bit 0 This bit, when active, indicates that a regen buffer memory access can be made without interfering with the display.

Bit 1 This bit, when active, indicates that a positive-going edge from the light-pen has set the light pen's trigger. This trigger is reset upon power-on and may also be cleared by performing an I/O Out command to hex address 3DB. No specific data setting is required; the action is address-activated.

Bit 2 The light-pen switch status is reflected in this status bit. The switch is not latched or debounced. A 0 indicates that the switch is on.

Bit 3 This bit, when active, indicates that the raster is in a vertical retrace mode. This is a good time to perform screen-buffer updating.

## Sequence of Events for Changing Modes

1. Determine the mode of operation.
2. Reset 'video enable' bit in mode-select register.
3. Program 6845 to select mode.
4. Program mode/color select registers including re-enabling video.

## Memory Requirements

The memory used by this adapter is self-contained. It consists of 16 K bytes of memory without parity. This memory is used as both a display buffer for alphanumeric data and as a bit map for graphics data. The regen buffer's address starts at hex B8000.

| Read/Write Memory <br> Address Space (in hex) |
| :--- |
| System <br> Read/Write <br> Memory 01000 <br>  A0000 |
| Display Buffer <br> (16K Bytes) |
| B8000 |$\quad$| BCOOO |
| :--- |



Composite Phono Jack Hookup to Monitor


## Connector Specifications (Part 1 of 2)



RF Modulator Interface


## Light Pen Interface

## Connector Specifications (Part 2 of 2)

## Notes:

## IBM Color Display

The IBM Color Display attaches to the system unit by a signal cable that is approximately 5 feet ( 1.5 meters) in length. This signal cable provides a direct-drive interface from the IBM Color/Graphics Monitor Adapter.

A second cable provides ac power to the display from a standard wall outlet. The display has its own power control and indicator. The display will accept either $120-$ volt $60-\mathrm{Hz}$, or $220-$ volt $50-\mathrm{Hz}$ power. The power supply in the display automatically switches to match the applied power.

The display has a 13-inch ( 340 millimeters) CRT. The CRT and analog circuits are packaged in an enclosure so the display may sit either on top of the system unit or on a nearby tabletop or desk. Front panel controls and indicators include: Power-On control, Power-On indicator, Brightness and Contrast controls. Two additional rear-panel controls are the Vertical Hold and Vertical Size controls.

## Operating Characteristics

Screen

- High contrast (black) screen.
- Displays up to 16 colors, when used with the IBM Color/Graphics Monitor Adapter.
- Characters defined in an 8 -high by 8 -wide matrix.


## Video Signal

- Maximum video bandwidth of 14 MHz .
- Red, green, and blue video signals and intensity are all independent.

Vertical Drive

- Screen refreshed at 60 Hz with 200 vertical lines of resolution.


## Horizontal Drive

- Positive-level, TTL-compatibility, at a frequency of 15.75 kHz .


## IBM 5-1/4" Diskette Drive Adapter

The 5-1/4 inch diskette drive adapter fits into one of the expansion slots in the system unit. It attaches to one or two diskette drives through an internal, daisy-chained flat cable that connects to one end of the drive adapter. The adapter has a connector at the other end that extends through the rear panel of the system unit. This connector has signals for two additional external diskette drives; thus, the 5-1/4 inch diskette drive adapter can attach four 5-1/4 inch drives - two internal and two external.

The adapter is designed for double-density, MFM-coded, diskette drives and uses write precompensation with an analog phase-lock loop for clock and data recovery. The adapter is a general-purpose device using the NEC $\mu$ PD765 compatible controller. Therefore, the diskette drive parameters are programmable. In addition, the attachment supports the diskette drive's write-protect feature. The adapter is buffered on the I/O bus and uses the system board's direct memory access (DMA) for record data transfers. An interrupt level is also used to indicate when an operation is complete and that a status condition requires processor attention.

In general, the 5-1/4 inch diskette drive adapter presents a high-level command interface to software I/O drivers. A block diagram of the $5-1 / 4$ inch diskette drive adapter is on the following page.


## Functional Description

From a programming point of view, this attachment consists of an 8-bit digital-output register in parallel with an NEC $\mu$ PD765 or equivalent floppy disk controller (FDC).

In the following description, drive numbers $0,1,2$, and 3 are equivalent to drives $\mathbf{A}, \mathrm{B}, \mathrm{C}$, and $\mathbf{D}$.

## Digital-Output Register

The digital-output register (DOR) is an output-only register used to control drive motors, drive selection, and feature enable. All bits are cleared by the 1/Ointerface reset line. The bits have the following functions:

Bits 0 and 1 These bits are decoded by the hardware to select one drive if its motor is on:

| Bit | 10 | Drive |
| :---: | :---: | :---: |
|  | 0 0 | 0 (A) |
|  | 01 | 1 (B) |
|  | 10 | 2 (C) |
|  | 1 | 3 (D) |

Bit 2
The FDC is held reset when this bit is clear. It must be set by the program to enable the FDC.

Bit 3
This bit allows the FDC interrupt and DMA requests to be gated onto the $\mathbf{I} / \mathbf{O}$ interface. If this bit is cleared, the interrupt and DMA request $\mathbf{I} / \mathrm{O}$ interface drivers are disabled.

Bits 4, 5, 6, and 7 These bits control, respectively, the motors of drives $0,1,2(A, B, C)$, and $\mathbf{3}(\mathrm{D})$. If a bit is clear, the associated motor is off, and the drive cannot be selected.

## Floppy Disk Controller

The floppy disk controller (FDC) contains two registers that may be accessed by the main system processor: a status register and a data register. The 8 -bit main status register contains the status information of the FDC and may be accessed at any time. The 8 -bit data register (actually consisting of several registers in a stack with only one register presented to the data bus at a time) stores data, commands, parameters, and provides floppy disk drive (FDD) status information. Data bytes are read from or written to the data register in order to program or obtain results after a particular command. The main status register may only be read and is used to facilitate the transfer of data between the processor and FDC.

The bits in the main status register (hex 34F) are defined as follows:

| Bit Number | Name | Symbol | Description |
| :---: | :---: | :---: | :---: |
| DBO | FDD A Busy | DAB | FDD number 0 is in the Seek mode. |
| DB1 | FDD B Busy | DBB | FDD number 1 is in the Seek mode. |
| DB2 | FDD C Busy | DCB | FDD number 2 is in the Seek mode. |
| DB3 | FDD D Busy | DDB | FDD number 3 is in the Seek mode. |
| DB4 | FDC Busy | CB | A read or write command is in process. |
| DB5 | Non-DMA Mode | NDM | The FDC is in the non-DMA mode. |
| DB6 | Data Input/ Output | DIO | Indicates direction of data transfer between FDC and processor. If DIO = " 1 ", then transfer is from FDC data register to the processor. If DIO = " 0 ", then transfer is from the processor to the FDC data register. |
| DB7 | Request for Master | RQM | Indicates data register is ready to send or receive data to or from the processor. Both bits DIO and RQM should be used to perform the handshaking functions of "ready" and "direction" to the processor. |

## 1-154 Diskette Adapter

The FDC is capable of performing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the FDC and the processor, it is convenient to consider each command as consisting of three phases:

## Command Phase

The FDC receives all information required to perform a particular operation from the processor.

## Execution Phase

The FDC performs the operation it was instructed to do.

## Result Phase

After completion of the operation, status and other housekeeping information is made available to the processor.

## Programming Considerations

The following tables define the symbols used in the command summary, which follows.

| Symbol | Name | Description |
| :---: | :---: | :---: |
| AO | Address Line 0 | AO controls selection of main status register ( $\mathrm{A} O=0$ ) or data register ( $\mathrm{AO}=1$ ). |
| C | Cylinder Number | C stands for the current/selected cylinder (track) number of the medium. |
| D | Data | D stands for the data pattern that is going to be written into a sector. |
| D7-D0 | Data Bus | 8 -bit data bus, where D7 stands for a most significant bit, and DO stands for a least significant bit. |
| DTL | Data Length | When $N$ is defined as 00, DTL stands for the data length that users are going to read from or write to the sector. |
| EOT | End of Track | EOT stands for the final sector number on a cylinder. |
| GPL | Gap Length | GPL stands for the length of gap 3 (spacing between sectors excluding VCO sync field). |
| H | Head Address | H stands for head number 0 or 1 , as specified in ID field. |
| HD | Head | HD stands for a selected head number 0 or 1 . ( $H=H D$ in all command words.) |
| HLT | Head Load Time | HLT stands for the head load time in the FDD (4 to 512 ms in 4 -ms increments). |
| HUT | Head Unload Time | HUT stands for the head unload time after a read or write operation has occurred (0 to 480 ms in $32-\mathrm{ms}$ increments). |
| MF | FM or MFM Mode | If MF is low, FM mode is selected; if it is high, MFM mode is selected only if MFM is implemented. |
| MT | Multi-Track | If $M T$ is high, a multi-track operation is to be performed. (A cylinder under both HDO and HD1 will be read or written.) |
| $N$ | Number | N stands for the number of data bytes written in a sector. |

## Symbol Descriptions (Part 1 of 2)

1-156 Diskette Adapter

| Symbol | Name | Description |
| :---: | :---: | :---: |
| NCN | New Cylinder Number | NCN stands for a new cylinder number, which is going to be reached as a result of the seek operation. (Desired position of the head.) |
| ND | Non-DMA Mode | ND stands for operation in the non-DMA mode. |
| PCN | Present Cylinder Number | PCN stands for cylinder number at the completion of sense-interrupt-status command indicating the position of the head at present time. |
| R | Record | $R$ stands for the sector number, which will be read or written. |
| R/W | Read/Write | R/W stands for either read (R) or write (W) signal. |
| SC | Sector | SC indicates the number of sectors per cylinder. |
| SK | Skip | SK stands for skip deleted-data address mark. |
| SRT | Step Rate Time | SRT stands for the stepping rate for the FDD ( 2 to 32 ms in $2-\mathrm{ms}$ increments). |
| ST 0 <br> ST 1 <br> ST 2 <br> ST 3 | Status 0 <br> Status 1 <br> Status 2 <br> Status 3 | ST 0-3 stand for one of four registers that store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by AO $=0$ ). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command. |
| STP | Scan Test | During a scan operation, if STP $=1$, the data in contiguous sectors is compared byte-by-byte with data sent from the processor (or DMA), and if STP $=2$, then alternate sectors are read and compared |
| USO, US 1 | Unit Select | US stands for a selected drive number encoded the same as bits 0 and 1 of the digital output register (DOR). |

## Symbol Descriptions (Part 2 of 2)

## Command Summary

In the following table, 0 indicates "logical 0 " for that bit, 1 means "logical 1," and X means "don't care."







| Bit |  |  | Description |
| :---: | :---: | :---: | :---: |
| No. | Name | Symbol |  |
| D7 | Interrupt Code | IC | $\text { D7 }=0 \text { and D6 }=0$ <br> Normal termination of command (NT). Command was completed and properly executed. $D 7=0 \text { and } D 6=1$ <br> Abnormal termination of command (AT). Execution of command was started, but was not successfully completed. $\mathrm{D} 7=1 \text { and } \mathrm{D} 6=0$ <br> Invalid command issue (IC). Command that was issued was never started. $\mathrm{D} 7=1 \text { and } \mathrm{D} 6=1$ <br> Abnormal termination because, during command execution, the ready signal from FDD changed state. |
| D5 | Seek End | SE | When the FDC completes the seek command, this flag is set to 1 (high). |
| D4 | Equipment Check | EC | If a fault signal is received from the FDD, or if the track 0 signal fails to occur after 77 step pulses (recalibrate command), then this flag is set. |
| D3 | Not Ready | NR | When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to side 1 of a single-sided drive, then this flag is set. |
| D2 | Head Address | HD | This flag is used to indicate the state of the head at interrupt. |
| $\begin{aligned} & \text { D1 } \\ & \text { D0 } \end{aligned}$ | Unit Select 1 Unit Select 0 | $\begin{aligned} & \text { US } 1 \\ & \text { US } 0 \end{aligned}$ | These flags are used to indicate a drive unit number at interrupt. |

## Command Status Register 0

|  | Bit |  | Description |
| :--- | :--- | :--- | :--- |
| No. | Name | Symbol |  |
| D7 | End of <br> Cylinder | EN | When the FDC tries to access a sector <br> beyond the final sector of a cylinder, this <br> flag is set. |
| D6 | - |  | Not used. This bit is always O (low). |
| D5 | Data Error | DE | When the FDC detects a CRC error in <br> either the ID field or the data field, this <br> flag is set. |
| D4 | Over Run | OR | If the FDC is not serviced by the main <br> system during data transfers within a <br> certain time interval, this flag is set. |
| D3 | - | - | Not used. This bit is always O (low). |
| D2 | No Data | ND | During execution of a read data, write <br> deleted data, or scan command, if the <br> FDC cannot find the sector specified in <br> the ID register, this flag is set. During <br> execution of the read ID command, if the <br> FDC cannot read the ID field without an <br> error, then this flag is set. During the <br> execution of the read a cylinder <br> command, if the starting sector cannot be <br> found, then this flag is set. |
| D1 | Not Writable | NW | During execution of a write data, write <br> deleted data, or format-a-cylinder <br> command, if the FDC detects a <br> write-protect signal from the FDD, then <br> this flag is set. |
| D0 | Missing <br> Address <br> Mark | MA | If the FDC cannot detect the ID address <br> mark, this flag is set. Also, at the same <br> time, the MD (missing address mark in <br> the data field) of status register 2 is set. |

## Command Status Register 1

| Bit |  |  | Description |
| :--- | :--- | :--- | :--- |
| No. | Name | Symbol |  |
| D7 | - | - | Not used. This bit is always 0 (low). |
| D6 | Control Mark | CM | During execution of the read data or scan <br> command, if the FDC encounters a sector <br> that contains a deleted data address <br> mark, this flag is set. |
| D5 | Data Error in <br> Data Field | DD | If the FDC detects a CRC error in the data, <br> then this flag is set. |
| D4 | Wrong <br> Cylinder | WC | This bit is related to the ND bit, and when <br> the contents of C on the medium are <br> different from that stored in the ID <br> register, this flag is set. |
| D3 | Scan Equal <br> Hit | SH | During execution of the scan command, if <br> the condition of "equal" is satisfied, this <br> flag is set. |
| D2 | Scan Not <br> Satisfied | SN | During execution of the scan command, <br> if the FDC cannot find a sector on the <br> cylinder that meets the condition, then <br> this flag is set. |
| DO | Bad Cylinder <br> Address Mark <br> in Data Field | BC | This bit is related to the ND bit, and when <br> the contents of C on the medium are <br> different from that stored in the ID <br> register, and the contents of C is FF, then <br> this flag is set. |

## Command Status Register 2

| Bit |  |  | Description |
| :---: | :---: | :---: | :--- |
| No. | Name | Symbol |  |
| D7 | Fault | FT | This bit is the status of the fault signal <br> from the FDD. |
| D6 | Write <br> Protected | WP | This bit is the status of the <br> write-protected signal from the FDD. |
| D5 | Ready | RY | This bit is the status of the ready signal <br> from the FDD. |
| D4 | Track 0 | TO | This bit is the status of the track 0 signal <br> from the FDD. |
| D3 | Two Side | TS | This bit is the status of the two-side <br> signal from the FDD. |
| D2 | Head Address | HD | This bit is the status of the side-select <br> signal from the FDD. |
| D1 | Unit Select 1 | US 1 | This bit is the status of the unit-select-1 <br> signal from the FDD. |
| D0 | Unit Select 0 | US 0 | This bit is the status of the unit-select-0 <br> signal from the FDD. |

## Command Status Register 3

## Programming Summary

| FDC Data Register FDC Main Status Register |  | 1/O Addr | ess Hex 3F5 |
| :---: | :---: | :---: | :---: |
|  |  | 1/O Addr | ess Hex 3 F4 |
| Digital Output Register |  | 1/O Addr | ss Hex 3 F2 |
| Bit 0 | Drive | 00: DR \#A | 10: DR \#C |
| 1 | Select | 01: DR \#B | 11: DR \#D |
| 2 | Not FDC Rese |  |  |
| 3 | Enable INT \& | MA Requests |  |
| 4 | Drive A Motor | Enable |  |
| 5 | Drive B Motor | nable |  |
| 6 | Drive C Motor | nable |  |
| 7 | Drive D Motor | nable |  |
| All bits cleared with channel reset. |  |  |  |

## DPC Registers

## FDC Constants (in hex)

$\mathrm{N}: 02$ GPL Format: 05
SC: 08
GPL R/W: 2A
HUT: F
HLT:
01
SRT: C
( 6 ms track-to-track)

## Drive Constants

| Head Load | 35 ms |
| :--- | ---: |
| Head Settle | 15 ms |
| Motor Start | 250 ms |

## Comments

- Head loads with drive select, wait HD load before R/W
- Following access, wait HD settle time before R/W.
- Drive motors should be off when not in use. Only A or B and C or D may run simultaneously. Wait motor start time before R/W.
- Motor must be on for drive to be selected.
- Data errors can occur while using a home television as the system display. Locating the TV too close to the diskette area can cause this to occur. To correct the problem, move the TV away from, or to the opposite side of the system unit.


## System I/O Channel Interface

All signals are TTL-compatible:

| Most Positive Up Level | 5.5 Vdc |
| :--- | ---: |
| Least Positive Up Level | 2.7 Vdc |
| Most Positive Down Level | 0.5 Vdc |
| Least Positive Down Level | -0.5 Vdc |

The following lines are used by this adapter.
+DO-7 (Bidirectional, load: 1 74LS, driver: 74LS 3-state). These eight lines form a bus by which all commands, status, and data are transferred. Bit $\mathbf{0}$ is the low-order bit.
+A0-9 (Adapter input. load: 1 74LS)
These ten lines form an address bus by which a register is selected to receive or supply the byte transferred through lines DO-7. Bit 0 is the low-order bit.
+AEN (Adapter input, load: 1 74LS)
The content of lines AO-9 is ignored if this line is active.
-IOW (Adapter input, load: 1 74LS)
The content of lines DO-7 is stored in the register addressed by lines AO-9 or DACK2 at the trailing edge of this signal.
-IOR (Adapter input, load: 1 74LS)
The content of the register addressed by lines AO-9 or DACK2 is gated onto lines DO-7 when this line is active.
-DACK2 (Adapter input, load: 2 74LS)
This line being active degates output DRQ2, selects the FDC data register as the source/destination of bus DO-7, and indirectly gates T/C to IRQ6.
$+\mathrm{T} / \mathrm{C} \quad$ (Adapter input, load: 4 74LS)
This line and DACK 2 being active indicates that the byte of data for which the DMA count was initialized is now being transferred.
+RESET (Adapter input, load: 1 74LS)
An up level aborts any operation in process and clears the digital output register (DOR).
+DRQ2 (Adapter output, driver: 74LS 3-state)
This line is made active when the attachment is ready to transfer a byte of data to or from main storage. The line is made inactive by DACK2 becoming active or an I/O read of the FDC data register.

+ IRQ6 (Adapter output, driver: 74LS 3-state)
This line is made active when the FDC has completed an operation. It results in an interrupt to a routine which should examine the FDC result bytes to reset the line and determine the ending condition.


## Drive $A$ and $B$ Interface

All signals are TTL-compatible:
Most Positive Up Level 5.5 Vdc
Least Positive Up Level 2.4 Vdc
Most Positive Down Level 0.4 Vdc
Least Positive Down Level -0.5 Vdc
All adapter outputs are driven by open-collector gates. The drive(s) must provide termination networks to Vcc (except motor enable, which has a 2000 -ohm resistor to Vcc).

Each adapter input is terminated with a 150 -ohm resistor to Vcc.

## Adapter Outputs

-Drive Select A and B (Driver: 7438)
These two lines are used by drives A and B to degate all drivers to the adapter and receivers from the attachment (except motor enable) when the line associated with a drive is inactive.

| - Motor Enable A and B | (Driver: 7438) |
| :---: | :---: |
|  | The drive associated with each of these lines must control its spindle motor such that it starts when the line becomes active and stops when the line becomes inactive. |
| -Step | (Driver: 7438) |
|  | The selected drive moves the read/write head one cylinder in or out per the direction line for each pulse present on this line. |
| -Direction | (Driver: 7438) |
|  | For each recognized pulse of the step |
|  | line, the read/write head moves one cylinder toward the spindle if this line is active, and away from the spindle if inactive. |
| - Head Select | (Driver: 7438) |
|  | Head 1 (upper head) will be selected when this line is active (low). |
| -Write Data | (Driver: 7438) |
|  | For each inactive to active transition of |
|  | this line while write enable is active, the selected drive causes a flux change |
|  | the selected drive causes a flux change to be stored on the diskette. |
| -Write Enable | (Driver: 7438) |
|  | The drive disables write current in the head unless this line is active. |

## Adapter Inputs

-Index

- Write Protect
- Track 0
-Read Data

The selected drive supplies one pulse per diskette revolution on this line.

The selected drive makes this line active if a write-protected diskette is mounted in the drive.

The selected drive makes this line active if the read/write head is over track 0 .

The selected drive supplies a pulse on this line for each flux change encountered on the diskette.


Note: Lands 1-33 (odd numbers) are on the back of the board. Lands 2-34 (even numbers) are on the front, or component side.

|  | At Standard TTL Levels | Land Number |
| :---: | :---: | :---: |
| Diskette Drives | Ground-Odd Numbers | 1-33 |
|  | Unused | 2,4,6 |
|  | Index | 8 |
|  | Motor Enable A | 10 |
|  | Drive Select B | 12 |
|  | Drive Select A | 14 |
|  | Motor Enable B | 16 |
|  | Direction (Stepper Motor) | 18 |
|  | Step Pulse | 20 |
|  | Write Data | 22 |
|  | Write Enable | 24 |
|  | Track 0 | 26 |
|  | Write Protect | 28 |
|  | Read Data | 30 |
|  | Select Head 1 | 32 |
|  | Unused | 34 |

## Connector Specifications (Part 1 of 2)



Pin


Connector Specifications (Part 2 of 2)

## IBM 5-1/4" Diskette Drive

The system unit has space and power for one or two 5-1/4 inch diskette drives. A drive can be single-sided or double-sided with 40 tracks for each side, is fully self-contained, and consists of a spindle drive system, a read positioning system, and a read/write/erase system.

The diskette drive uses modified frequency modulation (MFM) to read and write digital data, with a track-to-track access time of 6 milliseconds.

To load a diskette, the operator raises the latch at the front of the diskette drive and inserts the diskette into the slot. Plastic guides in the slot ensure the diskette is in the correct position. Closing the latch centers the diskette and clamps it to the drive hub. After 250 milliseconds, the servo-controlled dc drive motor starts and drives the hub at a constant speed of 300 rpm . The head positioning system, which consists of a 4-phase stepper-motor and band assembly with its associated electronics, moves the magnetic head so it comes in contact with the desired track of the diskette. The stepper-motor and band assembly uses one-step rotation to cause a one-track linear movement of the magnetic head. No operator intervention is required during normal operation. During a write operation, a 0.013 -inch ( 0.33 millimeter) data track is recorded, then tunnel-erased to 0.012 inch ( 0.030 millimeter). If the diskette is write-protected, a write-protect sensor disables the drive's circuitry, and an appropriate signal is sent to the interface.

Data is read from the diskette by the data-recovery circuitry, which consists of a low-level read amplifier, differentiator, zero-crossing detector, and digitizing circuits. All data decoding is done by an adapter card.

The diskette drive also has the following sensor systems:

1. The track 00 switch, which senses when the head/carriage assembly is at track 00 .
2. The index sensor, which consists of an LED light source and phototransistor. This sensor is positioned so that when an index hole is detected, a digital signal is generated.
3. The write-protect sensor disables the diskette drive's electronics whenever a write-protect tab is applied to the diskette.

For interface information, refer to "IBM 5-1/4" Diskette Drive Adapter" earlier in this section.

| Media | Industry-compatible 5-1/4 inch diskette |
| :---: | :---: |
| Tracks per inch | 48 |
| Number of tracks | 40 |
| Dimensions |  |
| Height | 3.38 inches ( 85.85 mm ) |
| Width | 5.87 inches ( 149.10 mm ) |
| Depth | 8.00 inches ( 203.2 mm ) |
| Weight | 4.50 pounds ( 2.04 kg ) |
| Temperature (Exclusive of media) |  |
| Operating | $50^{\circ} \mathrm{F}$ to $112^{\circ} \mathrm{F}\left(10^{\circ} \mathrm{C}\right.$ to $\left.44^{\circ} \mathrm{C}\right)$ |
| Non operating | $-40^{\circ} \mathrm{F}$ to $140^{\circ} \mathrm{F}\left(-40^{\circ} \mathrm{C}\right.$ to $\left.60^{\circ} \mathrm{C}\right)$ |
| Relative humidity (Exclusive of media) |  |
| Operating | 20\% to 80\% (non condensing) |
| Non operating | 5\% to 95\% (non condensing) |
| Seek Time | $6 \mathrm{~ms} \mathrm{track-to-track}$ |
| Head Settling Time | 15 ms (last track addressed) |
| Error Rate | $\begin{aligned} & 1 \text { per } 10^{9} \text { (recoverable) } \\ & 1 \text { per } 10^{12} \text { (non recoverable) } \\ & 1 \text { per } 10^{6} \text { (seeks) } \end{aligned}$ |
| Head Life | 20,000 hours (normal use) |
| Media Life | $3.0 \times 10^{6}$ passes per track |
| Disk Speed | $300 \mathrm{rpm}+/-1.5 \%$ (long term) |
| Instantaneous Speed Variation | +/-3.0\% |
| Start/Stop Time | 250 ms (maximum) |
| Transfer Rate | 250K bits/sec |
| Recording Mode | MFM |
| Power | $+12 \mathrm{Vdc}+/-0.6 \mathrm{~V}, 900 \mathrm{~mA}$ average $+5 \mathrm{Vdc}+/-0.25 \mathrm{~V}, 600 \mathrm{~mA}$ average |

## Mechanical and Electrical Specifications

## 1-176 Diskette Drive

## Diskettes

The IBM 5-1/4" Diskette Drive uses a standard 5.25-inch (133.4-millimeter) diskette. For programming considerations, single-sided, double-density, soft-sectored diskettes are used for single-sided drives. Double-sided drives use double-sided, double-density, soft-sectored diskettes. The figure below is a simplified drawing of the diskette used with the diskette drive. This recording medium is a flexible magnetic disk enclosed in a protective jacket. The protected disk, free to rotate within the jacket, is continuously cleaned by the soft fabric lining of the jacket during normal operation. Read/write/erase head access is made through an opening in the jacket. Openings for the drive hub and diskette index hole are also provided.


Recording Medium

Notes:

## IBM Fixed Disk Drive Adapter

The fixed disk drive adapter attaches to one or two fixed disk drive units, through an internal daisy-chained flat cable (data/control cable). Each system supports a maximum of one fixed disk drive adapter and two fixed disk drives.

The adapter is buffered on the I/O bus and uses the system board direct memory access (DMA) for record data transfers. An interrupt level also is used to indicate operation completion and status conditions that require processor attention.

The fixed disk drive adapter provides automatic 11-bit burst error detection and correction in the form of 32-bit error checking and correction (ECC).

The device level control for the fixed disk drive adapter is contained on a ROM module on the adapter. A listing of this device level control can be found in "Appendix A: ROM BIOS Listings."

WARNING: The last cylinder on the fixed disk drive is reserved for diagnostic use. Diagnostic write tests will destroy any data on this cylinder.

## Fixed Disk Controller

The disk controller has two registers that may be accessed by the main system processor: a status register and a data register. The 8 -bit status register contains the status information of the disk controller, and can be accessed at any time. The 8-bit data register (actually consisting of several registers in a stack with only one register presented to the data bus) stores data, commands, parameters, and provides the disk controller's status information. Data bytes are read from, or written to the data register in order to program or obtain the results after a particular command. The status register is a read-only register, and is used to help the transfer of data between the processor and the disk controller. The controller-select pulse is generated by writing to port address hex 322 .

Fixed Disk Drive Adapter Block Diagram

## Programming Considerations

## Status Register

At the end of all commands from the system board, the disk controller returns a completion status byte back to the system board. This byte informs the system unit if an error occurred during the execution of the command. The following shows the format of this byte.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | $d$ | 0 | 0 | 0 | $e$ | 0 |

Bits $0,1,2,3,4,6,7$ These bits are set to zero.
Bit 1 When set, this bit shows an error has occurred during command execution.

Bit 5

This bit shows the logical unit number of the drive.

If the interrupts are enabled, the controller sends an interrupt when it is ready to transfer the status byte. Busy from the disk controller is unasserted when the byte is transferred to complete the command.

## Sense Bytes

If the status register receives an error (bit 1 is set), then the disk controller requests four bytes of sense data. The format for the four bytes is as follows:

| Bits | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte 0 | Address Valid | 0 | Error Type |  |  | Error Code |  |  |
| Byte 1 | 0 | 0 | d |  |  | N |  |  |
| Byte 2 | Cylinder High |  |  |  | Sector Number |  |  |  |
| Byte 3 | Cylinder Low |  |  |  |  |  |  |  |

## Remarks

d= drive

## Byte 0 Bits 0, 1, 2, $3 \quad$ Error code.

Byte 0 Bits 4, $5 \quad$ Error type.
Byte 0 Bit $6 \quad$ Set to 0 (spare).
Byte $0 \quad$ Bit 7
The address valid bit. Set only when the previous command required a disk address, in which case it is returned as a 1 ; otherwise, it is a 0 .

The following disk controller tables list the error types and error codes found in byte 0 :

|  | Error Type | Error Code |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bits | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | The controller did not detect any error <br> during the execution of the previous <br> operation. |
|  | 0 | 0 | 0 | 0 | 0 | 1 | The controller did not detect an index signal <br> from the drive. |
|  | 0 | 0 | 0 | 0 | 1 | 0 | The controller did not get a seek-complete <br> signal from the drive after a seek operation <br> (for all non-buffered step seeks). |
|  | 0 | 0 | 0 | 0 | 1 | 1 | The controller detected a write fault from <br> the drive during the last operation. |
|  | 0 | 0 | 0 | 1 | 0 | 0 | After the controller selected the drive, the <br> drive did not respond with a ready signal. |
|  | 0 | 0 | 0 | 1 | 1 | 0 | After stepping the maximum number of <br> cylinders, the controller did not receive the <br> track 00 signal from the drive. |
|  | 0 | 0 | 0 | 1 | 1 | 1 | Not used. |
|  | 0 | 0 | 1 | 0 | 0 | 0 | The drive is still seeking. This status is <br> reported by the Test Drive Ready command <br> for an overlap seek condition when the <br> drive has not completed the seek. No <br> time-out is measured by the controller for <br> the seek to complete. |


|  | Error Type | Error Code | Description |
| :---: | :---: | :---: | :---: |
| Bits | 54 | $\begin{array}{lllll}3 & 2 & 1 & 0\end{array}$ |  |
|  | 01 | 0 | ID Read Error: The controller detected an ECC error in the target ID field on the disk. |
|  | 01 | 0001 | Data Error: The controller detected an uncorrectable ECC error in the target sector during a read operation. |
|  | 01 | 0 | Address Mark: The controller did not detect the target address mark (AM) on the disk. |
|  | 01 | 000181 | Not used. |
|  | 01 | $0 \begin{array}{llll}0 & 1 & 0 & 0\end{array}$ | Sector Not Found: The controller found the correct cylinder and head, but not the target sector. |
|  | 01 | $0 \begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | Seek Error: The cylinder or head address (either or both) did not compare with the expected target address as a result of a seek. |
|  | 01 | $\begin{array}{lllll}0 & 1 & 1 & 0\end{array}$ | Not used. |
|  | 01 | $\begin{array}{lllll}0 & 1 & 1 & 1\end{array}$ | Not used. |
|  | 01 | 10000 | Correctable Data Error: The controller detected a correctable ECC error in the target field. |
|  | 01 | $1 \begin{array}{llll}1 & 0 & 0 & 1\end{array}$ | Bad Track: The controller detected a bad track flag during the last operation. No retries are attempted on this error. |


|  | Error Type | Error Code |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | 5 | 4 | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
|  | 1 | 0 | 0 | 0 | 0 | 0 | Invalid Command: The controller has <br> received an invalid command from the <br> system unit. |
|  | 1 | 0 | 0 | 0 | 0 | 1 | Illegal Disk Address: The controller <br> detected an address that is beyond the <br> maximum range. |


|  | Error Type | Error Code |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | 5 | 4 | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
|  | 1 | 1 | 0 | 0 | 0 | 0 | RAM Error: The controller detected a data <br> error during the RAM sector-buffer <br> diagnostic test. |
|  | 1 | 1 | 0 | 0 | 0 | 1 | Program Memory Checksum Error: During <br> this internal diagnostic test, the controller <br> detected a program-memory checksum <br> error. |
|  | 1 | 1 | 0 | 0 | $\mathbf{1}$ | 0 | ECC Polynominal Error: During the <br> controller's internal diagnostic tests, the <br> hardware ECC generator failed its test. |

## Data Register

The processor specifies the operation by sending the 6-byte device control block (DCB) to the controller. The figure below shows the composition of the DCB, and defines the bytes that make up the DCB.

| Bits | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte 0 | Command Class |  |  |  |  | co |  |  |
| Byte 1 | 0 | 0 | d |  |  | Nu |  |  |
| Byte 2 | Cylinder High |  | Sector Number |  |  |  |  |  |
| Byte 3 | Cylinder Low |  |  |  |  |  |  |  |
| Byte 4 | Interleave or Block Count |  |  |  |  |  |  |  |
| Byte 5 | Control Field |  |  |  |  |  |  |  |

Byte 0 - Bits 7, 6, and 5 identify the class of the command. Bits 4 through 0 contain the Opcode command.

Byte 1 - Bit 5 identifies the drive number.
Bits 4 through 0 contain the disk head number to be selected.
Bits 6 and 7 are not used.
Byte 2 - Bits 6 and 7 contain the two most significant bits of the cylinder number.
Bits 0 through 5 contain the sector number.
Byte $\mathbf{3}$ - Bits 0 through 7 are the eight least significant bits of the cylinder number.

Byte 4 - Bits 0 through 7 specify the interleave or block count.
Byte 5 - Bits 0 through 7 contain the control field.

## Control Byte

Byte 5 is the control field of the DCB and allows the user to select options for several types of disk drives. The format of this byte is as follows:

| Bits | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{r}$ | a | 0 | 0 | 0 | s | s | s |

$\quad$ Remarks
$\mathbf{r}=$ retries
$\mathbf{s}=$
$\mathbf{s t e p}$ option
$\mathbf{a}=$
$\quad$ retry option on data ECC
$\quad$ error

Bit 7 Disables the four retries by the controller on all disk-access commands. Set this bit only during the evaluation of the performance of a disk drive.

Bit 6 If set to 0 during read commands, a reread is attempted when an ECC error occurs. If no error occurs during reread, the command will complete with no error status. If this bit is set to 1 , no reread is attempted.

Bits 5, 4, 3 Set to 0 .
Bits 2, 1,0 These bits define the type of drive and select the step option. See the following figure.

| Bits | 2, 1, | $\mathbf{0}$ |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | 0 | 0 | 0 | This drive is not specified and defaults to 3 milliseconds per <br> step. |
| 0 | 0 | 1 | N/A |  |
| 0 | 1 | 0 | N/A |  |
| 0 | 1 | 1 | N/A |  |
| $\mathbf{1}$ | 0 | 0 | 200 microseconds per step. |  |
| 1 | 0 | 1 | 70 microseconds per step (specified by BIOS). |  |
| $\mathbf{1}$ | $\mathbf{1}$ | 0 | 3 milliseconds per step. |  |
| 1 | 1 | 1 | 3 milliseconds per step. |  |

## Command Summary

| Command | Data Control Block |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Test Drive <br> Ready <br> (Class 0 , <br> Opcode 00) | Bit | 765 | $\begin{array}{llllll}4 & 3 & 2 & 1 & 0\end{array}$ | $\begin{aligned} & \mathrm{d}=\text { drive }(0 \text { or } 1) \\ & \mathrm{x}=\text { don't care } \\ & \text { Bytes } 2,3,4,5=\text { don't } \\ & \text { care } \end{aligned}$ |
|  | Byte 0 | 0 0 0 | 0000000 |  |
|  | Byte 1 | 0 0 d | $\begin{array}{llllll} \\ x & \times & x & \end{array}$ |  |
|  |  |  |  |  |
| Recalibrate <br> (Class 0 , <br> Opcode 01) | Bit | 765 | 4 3 2 1 0 | $\begin{aligned} & \mathrm{d}=\text { drive }(0 \text { or } 1) \\ & \mathrm{x}=\text { don't care } \\ & \mathrm{r}=\text { retries } \\ & \mathrm{s}=\text { Step Option } \\ & \text { Bytes } 2,3,4=\text { don't } \\ & \text { care } \end{aligned}$ |
|  | Byte 0 | 000 | 00 0 0 0 1 |  |
|  | Byte 1 | 0 0 d |  |  |
|  | Byte 5 | r 00 | 0 0 s s s |  |
|  |  |  |  |  |
| Reserved (Class 0, Opcode 02) |  |  |  | This Opcode is not used. $\begin{aligned} & \mathbf{d}=\text { drive (0 or } 1) \\ & \mathrm{x}=\text { don't care } \end{aligned}$ <br> Bytes 2, 3, 4, 5 = don't care |
| Request Sense <br> Status <br> (Class 0 . | Bit | 7 6 5 4 3 2 1 0 <br> 0 0 0 0 0 0  1 |  |  |
|  | Byte 0 |  | $\begin{array}{\|lllll\|}0 & 0 & 0 & 1 & 1 \\ x & x & x & x & x\end{array}$ |  |
|  | Byte 1 | 00 d | $\mathrm{x} \times \mathrm{x} \times \mathrm{x}$ |  |
| Opcode 03) |  |  |  |  |
| Format Drive (Class 0, Opcode 04) | Bit | 7 6 5 4 3 2 1 0 <br> 0 0 0 0     |  | $d=\text { drive ( } 0 \text { or } 1 \text { ) }$ |
|  | Byte 0 | 0 0 0 0 0 1 0 0 |  |  |
|  | Byte 1 |  |  | $\begin{aligned} & r=\text { retries } \\ & s=\text { step option } \end{aligned}$ |
|  | Byte 2 | ch 1000000000 |  | $\mathrm{ch}=\mathrm{cylinder} \text { high }$ |
|  | Byte 3 | Cylin | nder Low |  |
|  | Byte 4 | 000 | Interleave | Interleave: 1 to 16 for 512-byte sectors |
|  | Byte 5 | r 000 | 0 O s s s |  |
| Ready Verify (Class 0 , Opcode 05) | Bit | $\begin{array}{\|llllllll\|}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ 0 & 0 & 0 & 0 & \end{array}$ |  | $\begin{aligned} & d=\text { drive }(0 \text { or } 1) \\ & r=\text { retries } \end{aligned}$ |
|  | Byte 0 | 0 0 0 0 0 1 0 1 |  |  |
|  | Byte 1 | 0 0 d d Head Number |  | $\begin{aligned} & r=\text { retries } \\ & s=\text { step option } \\ & a=\text { retry option on } \end{aligned}$ |
|  | Byte 2 | ch ${ }^{\text {cher }}$ Sector Number |  |  |
|  | Byte 3 | Cylinder Low |  | $a=$ retry option on data ECC ch = cylinder high |
|  | Byte 4 | Block Count |  |  |
|  | Byte 5 | r a 00 | 00 s s s |  |



*Initialize Drive Characteristics: The DCB must be followed by eight additional bytes.

| Maximum number of cylinders | (2 bytes) |
| :--- | :--- |
| Maximum number of heads | $(1$ byte $)$ |
| Start reduced write current cylinder | $(2$ bytes $)$ |
| Start write precompensation cylinder | $(2$ bytes $)$ |
| Maximum ECC data burst length | $(1$ byte) |



[^5]
## Programming Summary

The two least-significant bits of the address bus are sent to the system board's I/O port decoder, which has two sections. One section is enabled by the I/O read signal (-IOR) and the other by the I/O write signal ( -IOW ). The result is a total of four read/write ports assigned to the disk controller board.

The address enable signal (AEN) is asserted by the system board when DMA is controlling data transfer. When AEN is asserted, the I/O port decoder is disabled.

The following figure is a table of the four read/write ports:

| R/W | Port Address | Function |
| :--- | :--- | :--- |
| Read | 320 | Read data (from controller to system unit). |
| Write | $\mathbf{3 2 0}$ | Write data (from system unit to controller). |
| Read | 321 | Read controller hardware status. |
| Write | 321 | Controller reset. |
| Read | 322 | Reserved. |
| Write | 322 | Generate controller-select pulse. |
| Read | 323 | Not used. |
| Write | 323 | Write pattern to DMA and interrupt mask |
|  |  | register. |

## System I/O Channel Interface

The following lines are used by the disk controller:

| AO-A19 | Positive true 20-bit address. The least-significant 10 <br> bits contain the I/O address within the range of hex <br> 320 to hex 323 when an I/O read or write is |
| :--- | :--- |
| executed by the system unit. The full 20 bits are |  |
| decoded to address the read-only storage (ROS) |  |
| between the addresses of hex C8000 and C9FFF. |  |
| DO-D7 | Positive 8-bit data bus over which data and status <br> information is passed between the system board and <br> the controller. |

$\overline{\text { IOR }} \quad$ Negative true signal that is asserted when the system board reads status or data from the controller under either programmed I/O or DMA control.
$\overline{\text { IOW }} \quad$ Negative true signal that is asserted when the system board sends a command or data to the controller under either programmed I/O or DMA control.

AEN Positive true signal that is asserted when the DMA in the system board is generating the I/O Read ( -IOR ) or I/O Write ( - IOW) signals and has control of the address and data buses.

RESET Positive true signal that forces the disk controller to its initial power-up condition.

IRQ 5 Positive true interrupt request signal that is asserted by the controller when enabled to interrupt the system board on the return ending status byte from the controller.

DRQ 3 Positive true DMA-request signal that is asserted by the controller when data is available for transfer to or from the controller under DMA control. This signal remains active until the system board's DMA channel activates the DMA-acknowledge signal (-DACK 3) in response.
$\overline{\text { DACK } 3} \quad \begin{aligned} & \text { This signal is true when negative, and is generated by } \\ & \text { the system board DMA channel in response to a } \\ & \text { DMA request (DRQ 3). }\end{aligned}$
1-192 Fixed Disk Adapter


Fixed Disk Adapter Interface Specifications

Notes:

## IBM 10MB Fixed Disk Drive

The disk drive is a random-access storage device that uses two non-removable 5-1/4 inch disks for storage. Each disk surface employs one movable head to service 306 cylinders. The total formatted capacity of the four heads and surfaces is 10 megabytes ( 17 sectors per track with 512 bytes per sector and a total of 1224 tracks).

An impact-resistant enclosure provides mechanical and contamination protection for the heads, actuator, and disks. A self-contained recirculating system supplies clean air through a $0.3-$ micron filter. Thermal isolation of the stepper and spindle motor assemblies from the disk enclosure results in a very low temperature rise within the enclosure. This isolation provides a greater off-track margin and the ability to perform read and write operations immediately after power-up with no thermal stabilization delay.


| Media | Rigid media disk |
| :---: | :---: |
| Number of Tracks | 1224 |
| Track Density | 345 tracks per inch |
| Dimensions |  |
| Height | 3.25 inches ( 82.55 mm ) |
| Width | 5.75 inches ( 146.05 mm ) |
| Depth | 8.0 inches ( 203.2 mm ) |
| Weight | $4.6 \mathrm{lb}(2.08 \mathrm{~kg})$ |
| Temperature |  |
| Operating | $40^{\circ} \mathrm{F}$ to $122^{\circ} \mathrm{F}\left(4^{\circ} \mathrm{C}\right.$ to $\left.50^{\circ} \mathrm{C}\right)$ |
| Non operating | $-40^{\circ} \mathrm{F}$ to $140^{\circ} \mathrm{F}\left(-40^{\circ} \mathrm{C}\right.$ to $\left.60^{\circ} \mathrm{C}\right)$ |
| Relative Humidity |  |
| Operating | 8\% to $80 \%$ (non condensing) |
| Maximum Wet Bulb | $78^{\circ} \mathrm{F}\left(26^{\circ} \mathrm{C}\right)$ |
| Shock |  |
| Operating | 10 Gs |
| Non operating | 20 Gs |
| Access Time | 3 ms track -to-track |
| Average Latency | 8.33 ms |
| Error Rates |  |
| Soft Read Errors | 1 per $10^{10}$ bits read |
| Hard Read Errors | 1 per $10^{12}$ bits read |
| Seek Errors | 1 per $10^{6}$ seeks |
| Design Life | 5 years (8,000 hours MTF) |
| Disk Speed | $3600 \mathrm{rpm} \pm 1 \%$ |
| Transfer Rate | 5.0 M bits/sec |
| Recording Mode | MFM |
| Power | $+12 \mathrm{Vdc} \pm 5 \% 1.8 \mathrm{~A}(4.5 \mathrm{~A}$ maximum) |
|  | $+5 \mathrm{Vdc} \pm 5 \% 0.7 \mathrm{~A}(1.0 \mathrm{~A}$ maximum) |
| Maximum Ripple | $1 \%$ with equivalent resistive load |

## Mechanical and Electrical Specifications

## IBM Memory Expansion Options

Three memory expansion options and a memory module kit are available for the IBM Personal Computer XT. They are the $32 \mathrm{~KB}, 64 \mathrm{~KB}$, and $64 / 256 \mathrm{~KB}$ Memory Expansion Options and the 64 KB Memory Module Kit. The base system has a standard 128 K of RAM on the system board. One or two memory module kits can be added, providing the system board with 192 K or 256 K of RAM. The base $64 / 256 \mathrm{~K}$ option has a standard 64 K of RAM. One, two, or three 64 K memory module kits may be added, providing the $64 / 256 \mathrm{~K}$ option with $128 \mathrm{~K}, 192 \mathrm{~K}$, or 256 K of RAM. A maximum of 256 K or RAM can be installed on the system board as modules without using any of the system unit expansion slots or expansion options. The system board must be populated to the maximum 256 K of RAM before any memory expansion options can be installed.

An expansion option must be configured to reside at a sequential 32 K or 64 K memory address boundary within the system address space. This is done by setting DIP switches on the option.

The 32 K and 64 K options both use 16 K by 1 bit memory modules, while the $64 / 256 \mathrm{~K}$ option uses 64 K by 1 bit memory modules. On the 32 K and $64 / 256 \mathrm{~K}$ options, 16 -pin industry-standard parts are used. On the 64 K option, stacked modules are used resulting in a 32 K by 1 bit, 18 -pin module. This allows the 32 K and 64 K options to have approximately the same physical size.

All memory expansion options are parity checked. If a parity error is detected, a latch is set and an I/O channel check line is activated, indicating an error to the processor.

In addition to the memory modules, the memory expansion options contain the following circuits: bus buffering, dynamic memory timing generation, address multiplexing, and card-select decode logic.

Dynamic-memory refresh timing and address generation are functions that are performed on the system board and made available in the $\mathbf{I} / \mathbf{O}$ channel for all devices.

To allow the system to address $32 \mathrm{~K}, 64 \mathrm{~K}$, or $64 / 256 \mathrm{~K}$ memory expansion options, refer to "Appendix G: Switch Settings" for the proper memory expansion option switch settings.

## Operating Characteristics

The system board operates at a frequency of 4.77 MHz , which results in a clock cycle of 210 ns .

Normally four clock cycles are required for a bus cycle so that an 840 -ns memory cycle time is achieved. Memory-write and memory-read cycles both take four clock cycles, or 840 ns .

General specifications for memory used on all cards are:

|  | 16 K by 1 Bit | 32 K by 1 Bit | 64 K by 1 Bit |
| :--- | :---: | :---: | :---: |
| Access | 250 ns | 250 ns | 200 ns |
| Cycle | 410 ns | 410 ns | 345 ns |

## Memory Module Description

Both the 32 K and the 64 K options contain 18 dynamic memory modules. The 32 K memory expansion option utilizes 16 K by 1 bit modules, and the 64 K memory expansion option utilizes 32 K by I bit modules.

The $64 / 256 \mathrm{~K}$ option has four banks of 9 pluggable sockets. Each bank will accept a 64 K memory module kit, consisting of $9(64 \mathrm{~K}$ by 1) modules. The kits must be installed sequentially into banks 1,2 , and 3 . The base $64 / 256 \mathrm{~K}$ option comes with modules installed in bank 0 , providing 64 K of memory. One, two, or three 64 K bits may be added, upgrading the option to $128 \mathrm{~K}, 192 \mathrm{~K}$, or 256 K of memory.

The 16 K by 1 and the 32 K by 1 modules require three voltage levels: $+5 \mathrm{Vdc},-5 \mathrm{Vdc}$, and +12 Vdc . The 64 K by 1 modules require only one voltage level of +5 Vdc . All three memory modules require 128 refresh cycles every 2 ns . Absolute maximum access times are:

|  | 16K by 1 Bit | 32K by 1 Bit | 64K by 1 Bit |
| :--- | :---: | :---: | :---: |
| From $\overline{\text { RAS }}$ | 250 ns | 250 ns | 200 ns |
| From $\overline{\mathrm{CAS}}$ | 165 ns | 165 ns | 115 ns |


| Pin | 16K by 1 Bit Module (used on 32K option) | 32K by 1 Bit Module (used on 64 K option) | 64K by 1 Bit Module (used on 64/256K option) |
| :---: | :---: | :---: | :---: |
| 1 | -5 Vdc | $-5 \mathrm{Vdc}$ | N/C |
| 2 | Data $\mathrm{In}^{* *}$ | Data $\mathrm{In}^{* *}$ | Data In*** |
| 3 | -Write | -Write | -Write |
| 4 | -RAS | -RAS 0 | -RAS |
| 5 | AO | -RAS 1 | AO |
| 6 | A2 | AO | A2 |
| 7 | A1 | A2 | A1 |
| 8 | +12 Vdc | A1 | $+5 \mathrm{Vdc}$ |
| 9 | $+5 \mathrm{Vdc}$ | +12 Vdc | A7 |
| 10 | A5 | $+5 \mathrm{Vdc}$ | A5 |
| 11 | A4 | A5 | A4 |
| 12 | A3 | A4 | A3 |
| 13 | A6 | A3 | A6 |
| 14 | Data Out** | A6 | Data Out*** |
| 15 | -CAS | Data Out** | -CAS |
| 16 | GND | -CAS 1 | GND |
| 17 | * | -CAS 0 | * |
| 18 | * | GND | * |
| * 16 K by 1 and 64 K by 1 bit modules have 16 pins. <br> **Data In and Data Out are tied together (three-state bus). <br> ***Data In and Data Out are tied together on Data Bits 0-7 (three-state bus). |  |  |  |

Memory Module Pin Configuration

## Switch-Configurable Start Address

Each card has a small DIP module, that contains eight switches. The switches are used to set the card start address as follows:

| Number | 32K and 64K Options | 64/256K Options |
| :---: | :---: | :---: |
| 1 | ON: A19 $=0$; OFF: A19 $=1$ | ON: A19=0; OFF: A19=1 |
| 2 | ON: A18=0; OFF: A18=1 | ON: A18=0; OFF: A18=1 |
| 3 | ON: A17 $=0$; OFF: $\mathrm{A} 17=1$ | ON: A17=0; OFF: A17=1 |
| 4 | ON: A16=0; OFF: A16=1 | ON: A16=0; OFF: A16=1 |
| 5 | ON: A15 = O; OFF: A15 $=1$ * | ON: Select 64 K |
| 6 | Not used | ON: Select 128K |
| 7 | Not used | ON: Select 192K |
| 8 | Used only in 64K RAM Card* | ON: Select 256K |
| *Switch 8 may be set on the 64 K memory expansion option to use only half the memory on the card (that is, 32 K ). If switch 8 is on, all 64 K is accessible. If switch 8 is off, address bit A15 (as set by switch 5) is used to determine which 32 K are accessible, and the 64 K option behaves as a 32 K option. |  |  |

DIP Module Start Address

## Memory Option Switch Settings

Switch settings for all memory expansion options are located in "Appendix G: Switch Settings."


The following method can be used to determine the switch settings for the 64 K memory expansion option.

Starting Address $=\mathbf{x x x K}$ $64 \mathrm{~K} \sqrt{\mathrm{xxxK}}=$ Decimal value

Convert decimal value to binary
Bit. ........ 310
Bit value... 8421
Switch


## IBM Game Control Adapter

The game control adapter allows up to four paddles or two joy sticks to be attached to the system. This card fits into one of the system board's or expansion board's expansion slots. The game control interface cable attaches to the rear of the adapter. In addition, four inputs for switches are provided. Paddle and joy stick positions are determined by changing resistive values sent to the adapter. The adapter plus system software converts the present resistive value to a relative paddle or joy stick position. On receipt of an output signal, four timing circuits are started. By determining the time required for the circuit to time-out (a function of the resistance), the paddle position can be determined. This adapter could be used as a general purpose I/O card with four analog (resistive) inputs plus four digital input points.


Game Control Adapter Block Diagram

## Functional Description

## Address Decode

The select on the game control adapter is generated by two
74LS 138s as an address decoder. AEN must be inactive while the address is hex 201 in order to generate the select. The select allows a write to fire the one-shots or read to give the values of the trigger buttons and one-shot outputs.

## Data Bus Buffer/Driver

The data bus is buffered by a 74LS244 buffer/driver. For an In from address hex 201, the game control adapter will drive the data bus; at all other times, the buffer is left in the high impedance state.

## Trigger Buttons

The trigger button inputs are read by an In from address hex 201. A trigger button is on each joy stick or paddle. These values are seen on data bits 7 through 4 . These buttons default to an open state and are read as 1 . When a button is pressed, it is read as 0 . Software should be aware that these buttons are not debounced in hardware.

## Joy Stick Positions

The joy stick position is indicated by a potentiometer for each coordinate. Each potentiometer has a range from 0 to 100 k -ohms that varies the time constant for each of the four one-shots. As this time constant is set at different values, the output of the one-shot will be of varying durations.

All four one-shots are fired at once by an Out to address hex 201. All four one-shot outputs will go true after the fire pulse and will remain high for varying times depending on where each potentiometer is set.

These four one-shot outputs are read by an In from address hex 201 and are seen on data bits 3 through 0 .

## I/O Channel Description

| A9-AO: | Address lines 9 through 0 are used <br> to address the game control adapter. |
| :--- | :--- |
| D7-DO: | Data lines 7 through 0 are the data <br> bus. |
| IOR, IOW: | I/O read and I/O write are used <br> when reading from or writing to an <br> adapter (In, Out). |
| AEN: | When active, the adapter must be <br> inactive and the data bus driver <br> inactive. |
| +5 Vdc: | Power for the game control adapter. |
| GND: | Common ground. |
| A19-A10: | Unused. |
| MEMR, MEMW: | Unused. |
| DACKO-DACK3: | Unused. |
| IRQ7-IRQ2: | Unused. |
| DRQ3-DRQ1: | Unused. |
| ALE, T/C: | Unused. |
| CLK, OSC: | Unused. |
| I/O CHCK: | Unused. |
| I/O CH RDY: | Unused. |
| RESET DRV: | Unused. |

## Interface Description

The game control adapter has eight input lines, four of which are digital inputs and 4 of which are resistive inputs. The inputs are read with one In from address hex 201.

The four digital inputs each have a 1 k -ohm pullup resistor to +5 Vdc . With no drives on these inputs, a 1 is read. For a 0 reading, the inputs must be pulled to ground.

The four resistive pullups, measured to +5 Vdc , will be converted to a digital pulse with a duration proportional to the resistive load, according to the following equation:

$$
\text { Time }=24.2 \mu \mathrm{sec}+0.011(\mathrm{r}) \mu \mathrm{sec}
$$

The user must first begin the conversation by an Out to address hex 201. An In from address hex 201 will show the digital pulse go high and remain high for the duration according to the resistance value. All four bits (bit 3-bit 0) function in the same manner; their digital pulse will all go high simultaneously and will reset independently according to the input resistance value.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Digital Inputs | $\underbrace{}_{\text {Resistive Inputs }}$ |  |  |  |  |  |  |

The typical input to the game control adapter is a set of joy sticks or game paddles.

The joy sticks will typically be a set of two (A and B). These will have one or two buttons each with two variable resistances each, with a range from 0 to 100 k -ohms. One variable resistance will indicate the X -coordinate and the other variable resistance will indicate the Y-coordinate. This should be attached to give the following input data:

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B-\#2 <br> Button | B-\#1 <br> Button | A-\#2 <br> Button | A-\#1 <br> Button | B-Y <br> Coordinate | B-X <br> Coordinate | A-Y <br> Coordinate | A-X <br> Coordinate |

The game paddles will have a set of two ( A and B ) or four ( $\mathrm{A}, \mathrm{B}$, C , and D) paddles. These will have one button each and one variable resistance each, with a range of 0 to 100 k -ohms. This should be attached to give the following input data:

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| D | C | B | A | D | C | B | A |
| Button | Button | Button | Button | Coordinate | Coordinate | Coordinate | Coordinate |

Refer to "Joy Stick Schematic Diagram" for attaching game controllers.

15-Pin Male D-Shell
Connector


Note: Potentiometer for X - and Y -Coordinates has a range of 0 to 100 k -ohms. Button is normally open; closed when pressed.

Joy Stick Schematic Diagram


At Standard TTL Levels


Connector Specifications

## IBM Prototype Card

The prototype card is 4.2 inches ( 106.7 millimeters) high by 13.2 inches ( 335.3 millimeters) long and plugs into an expansion unit or system unit expansion slot. All system control signals and voltage requirements are provided through a 2 by 31 position card-edge tab.

The card contains a voltage bus ( +5 Vdc ) and a ground bus ( 0 Vdc). Each bus borders the card, with the voltage bus on the back (pin side) and the ground bus on the front (component side). A system interface design is also provided on the prototype card.

The prototype card can also accommodate a D-shell connector if it is needed. The connector size can range from a 9 to a 37 position connector.

Note: Install all components on the component side of the prototype card. The total width of the card including components should not exceed 0.500 inch ( 12.7 millimeters). If these specifications are not met, components on the prototype card may touch other cards plugged into adjacent slots.


Prototype Card Block Diagram

## I/O Channel Interface

The prototype card has two layers screened onto it (one on the front and one on the back). It also has 3,909 plated through-holes that are 0.040 inch ( 10.1 millimeters) in size and have a 0.060 inch ( 1.52 millimeters) pad, which is located on a 0.10 inch ( 2.54 millimeters) grid. There are 37 plated through-holes that are 0.048 inch ( 1.22 millimeters) in size. These holes are located at the rear of the card (viewed as if installed in the machine). These 37 holes are used for a 9 to 37 position D-shell connector. The card also has 5 holes that are 0.125 inch ( 3.18 millimeters) in size. One hold is located just above the two rows of D -shell connector holes, and the other four are located in the corners of the board (one in each corner).

## Prototype Card Layout

The component side has the ground bus [ 0.05 inch ( 1.27 millimeters) wide] screened on it and card-edge tabs that are labeled A1 through A31.


Component Side

The component side also has a silk screen printed on it that is used as a component guide for the I/O interface.


## Component Side

The pin side has a +5 Vdc bus [ 0.05 inch ( 1.27 millimeters) wide] screened onto it and card-edge tabs that are labeled B1 through B31.


Pin Side

## 1-212 Prototype Card

Each card-edged tab is connected to a plated through-hole by a 0.012 -inch ( 0.3 -millimeter) land. There are three ground tabs connected to the ground bus by three 0.012 -inch ( 0.3 millimeter) lands. Also, there are two +5 Vdc tabs connected to the voltage bus by two 0.012 -inch ( 0.3 millimeter) lands.

For additional interfacing information, refer to "I/O Channel Description" and "I/O Channel Diagram"' in this manual. Also, the "Prototype Card Interface Logic Diagram" is in Appendix D of this manual. If the recommended interface logic is used, the list of TTL type numbers listed below will help you select the necessary components.

| Component | TTL Number | Description |
| :--- | :---: | :--- |
| U1 | 74LS245 | Octal Bus Transceiver |
| U2, U5 | 74LS244 | Octal Buffers Line Driver/Line Receivers |
| U4 | 74LSO4 | Hex Inverters |
| U3 | 74LS08 | Quadruple 2 - Input <br> Positive - AND Gate <br> U6 <br> U7 |
|  | 74 LS02 | Quadruple 2 - Input <br> Positive - NOR Gate <br> C1 |
| C2.C3, C4 | 74 LS21 | Dual 4 - Input <br> Positive - AND Gate <br> $10.0 \mu$ F Tantalum Capacitor |

## System Loading and Power Limitations

Because of the number of options that may be installed in the system, the I/O bus loading should be limited to one Schottky TTL load. If the interface circuitry on the card is used, then this requirement is met.

Refer to the power supply information in this manual for the power limitations to be observed.

## Prototype Card External Interface

If a connector is required for the card function, then you should purchase one of the recommended connectors (manufactured by Amp) or equivalent listed below:

| Connector Size | Part Number (Amp) |
| :---: | :---: |
| 9-pin D-shell (Male) | $205865-1$ |
| 9-pin D-shell (Female) | $205866-1$ |
| 15-pin D-shell (Male) | $205867-1$ |
| 15-pin D-shell (Female) | $205868-1$ |
| 25-pin D-shell (Male) | $205857-1$ |
| 25-pin D-shell (Female) | $205858-1$ |
| 37-pin D-shell (Male) | $205859-1$ |
| 37-pin D-shell (Female) | $205860-1$ |

The following example shows a $15-\mathrm{pin}$, D-shell, female connector attached to a prototype card.


Component Side

## IBM Asynchronous Communications Adapter

The asynchronous communications adapter system control signals and voltage requirements are provided through a 2 by 31 position card edge tab. Two jumper modules are provided on the adapter. One jumper module selects either RS-232C or current-loop operation. The other jumper module selects one of two addresses for the adapter, so two adapters may be used in one system.

The adapter is fully programmable and supports asynchronous communications only. It will add and remove start bits, stop bits, and parity bits. A programmable baud rate generator allows operation from 50 baud to 9600 baud. Five, six, seven or eight bit characters with $1,1-1 / 2$, or 2 stop bits are supported. A fully prioritized interrupt system controls transmit, receive, error, line status and data set interrupts. Diagnostic capabilities provide loopback functions of transmit/receive and input/output signals.

The heart of the adapter is a INS8250 LSI chip or functional equivalent. Features in addition to those listed above are:

- Full double buffering eliminates need for precise synchronization.
- Independent receiver clock input.
- Modem control functions: clear to send (CTS), request to send (RTS), data set ready (DSR), data terminal ready (DTR), ring indicator (RI), and carrier detect.
- False-start bit detection.


## - Line-break generation and detection.

All communications protocol is a function of the system microcode and must be loaded before the adapter is operational. All pacing of the interface and control signal status must be handled by the system software. The following figure is a block diagram of the asynchronous communications adapter.


Asynchronous Communications Adapter Block Diagram

## Modes of Operation

The different modes of operation are selected by programming the 8250 asynchronous communications element. This is done by selecting the I/O address (hex 3F8 to 3FF primary, and hex 2F8 to 2 FF secondary) and writing data out to the card. Address bits $\mathrm{AO}, \mathrm{A} 1$, and A2 select the different registers that define the modes of operation. Also, the divisor latch access bit (bit 7) of the line control register is used to select certain registers.

| 1/O Decode (in Hex) |  | Register Selected | DLAB State |
| :---: | :---: | :---: | :---: |
| Primary <br> Adapter | Alternate Adapter |  |  |
| 3 F 8 | 2F8 | TX Buffer | DLAB=0 (Write) |
| $3 \mathrm{F8}$ | 2 F 8 | RX Buffer | DLAB $=0$ (Read) |
| $3 \mathrm{F8}$ | 2F8 | Divisor Latch LSB | DLAB $=1$ |
| $3 \mathrm{F9}$ | 2F9 | Divisor Latch MSB | $D L A B=1$ |
| $3 \mathrm{F9}$ | $2 \mathrm{F9}$ | Interrupt Enable Register |  |
| 3FA | 3FA | Interrupt Identification Registers |  |
| 3FB | 2FB | Line Control Register |  |
| 3FC | 2FC | Modem Control Register |  |
| 3 FD | 2FD | Line Status Register |  |
| 3FE | 2FE | Modem Status Register |  |

## I/O Decodes

| Hex Address 3F8 to 3FF and 2F8 to 2FF |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | DLAB | Register |
| 1 | 1/0 | 1 | 1 | 1 | 1 | 1 | $\begin{aligned} & x \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & x \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & x \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | 0 <br> 0 <br> $x$ <br> $x$ <br> $x$ <br> $x$ <br> $x$ <br> $x$ <br> 1 <br> 1 | Receive Buffer (read), <br> Transmit <br> Holding Reg. (write) <br> Interrupt Enable <br> Interrupt Identification <br> Line Control <br> Modem Control <br> Line Status <br> Modem Status <br> None <br> Divisor Latch (LSB) <br> Divisor Latch (MSB) |
| Note: Bit 8 will be logical 1 for the adapter designated as primary or a logical 0 for the adapter designated as alternate (as defined by the address jumper module on the adapter). <br> A2, A1 and A0 bits are "don't cares" and are used to select the different register of the communications chip. |  |  |  |  |  |  |  |  |  |  |  |

## Address Bits

## Interrupts

One interrupt line is provided to the system. This interrupt is IRQ4 for a primary adapter or IRQ3 for an alternate adapter, and is positive active. To allow the communications card to send interrupts to the system, bit 3 of the modem control register must be set to 1 (high). At this point, any interrupts allowed by the interrupt enable register will cause an interrupt.

The data format will be as follows:


Data bit 0 is the first bit to be transmitted or received. The adapter automatically inserts the start bit, the correct parity bit if programmed to do so, and the stop bit (1, 1-1/2, or 2 depending on the command in the line-control register).

## Interface Description

The communications adapter provides an EIA RS-232C-like interface. One 25 -pin D-shell, male type connector is provided to attach various peripheral devices. In addition, a current loop interface is also located in this same connector. A jumper block is provided to manually select either the voltage interface, or the current loop interface.

The current loop interface is provided to attach certain printers provided by IBM that use this particular type of interface.

Pin $18+$ receive current loop data
Pin 25 - receive current loop return
Pin $9+$ transmit current loop return
Pin 11 - transmit current loop data


Current Loop Interface
The voltage interface is a serial interface. It supports certain data and control signals, as listed below.

Pin 2 Transmitted Data
Pin 3 Received Data
Pin 4 Request to Send
Pin 5 Clear to Send
Pin 6 Data Set Ready
Pin 7 Signal Ground
Pin 8 Carrier Detect
Pin 20 Data Terminal Ready
Pin 22 Ring Indicator
The adapter converts these signals to/from TTL levels to EIA voltage levels. These signals are sampled or generated by the communications control chip. These signals can then be sensed by the system software to determine the state of the interface or peripheral device.

## Voltage Interchange Information

| Interchange Voltage | Binary State | Signal Condition | Interface <br> Control Function |
| :---: | :---: | :---: | :---: |
| Positive Voltage $=$ | Binary（0） | $=$ Spacing | $=$ On |
| Negative Voltage $=$ | Binary $(1)$ | $=$ Marking | $=$ Off |

Invalid Levels
+15 Vdc ———ーーーーーーーーーー
On Function
$+3 \mathrm{Vdc}-----------$

| 0 Vdc | Invalid Levels |
| :---: | :---: |
| －3 Vdc |  |

Off Function
－15 Vdc —————————————
Invalid Levels

The signal will be considered in the＂marking＂condition when the voltage on the interchange circuit，measured at the interface point， is more negative than -3 Vdc with respect to signal ground．The signal will be considered in the＂spacing＂condition when the voltage is more positive than +3 Vdc with respect to signal ground．The region between +3 Vdc and -3 Vdc is defined as the transition region，and considered an invalid level．The voltage that is more negative than -15 Vdc or more positive than +15 Vdc will also be considered an invalid level．

During the transmission of data，the＂marking＂condition will be used to denote the binary state＂ 1 ＂and＂spacing＂condition will be used to denote the binary state＂ 0 ．＂

For interface control circuits，the function is＂on＂when the voltage is more positive than +3 Vdc with respect to signal ground and is＂off＂when the voltage is more negative than -3 Vdc with respect to signal ground．

## INS8250 Functional Pin Description

The following describes the function of all INS8250 input/output pins. Some of these descriptions reference internal circuits.

Note: In the following descriptions, a low represents a logical 0 ( 0 Vdc nominal) and a high represents a logical 1 ( +2.4 Vdc nominal).

## Input Signals

Chip Select (CS0, CS1, $\overline{\mathrm{CS}}$ ), Pins 12-14: When CS0 and CS1 are high and CS2 is low, the chip is selected. Chip selection is complete when the decoded chip select signal is latched with an active (low) address strobe ( $\overline{\mathrm{ADS}}$ ) input. This enables communications between the INS 8250 and the processor.

Data Input Strobe (DISTR, $\overline{\text { DISTR }}$ ) Pins 22 and 21: When DISTR is high or DISTR is low while the chip is selected, allows the processor to read status information or data from a selected register of the INS8250.

Note: Only an active DISTR or $\overline{\text { DISTR }}$ input is required to transfer data from the INS8250 during a read operation.
Therefore, tie either the DISTR input permanently low or the DISTR input permanently high, if not used.

Data Output Strobe (DOSTR, $\overline{\text { DOSTR }}$ ), Pins 19 and 18: When DOSTR is high or DOSTR is low while the chip is selected, allows the processor to write data or control words into a selected register of the INS8250.

Note: Only an active DOSTR or $\overline{\text { DOSTR }}$ input is required to transfer data to the INS8250 during a write operation. Therefore, tie either the DOSTR input permanently low or the DOSTR input permanently high, if not used.

Address Strobe ( $\overline{\mathbf{A D S}}$ ), Pin 25: When low, provides latching for the register select (A0, A1, A2) and chip select (CS0, CS1, $\overline{\mathrm{CS} 2}$ ) signals.

Note: An active $\overline{\mathrm{ADS}}$ input is required when the register select (A0, A1, A2) signals are not stable for the duration of a read or write operation. If not required, tie the $\overline{\mathrm{ADS}}$ input permanently low.

Register Select (A0, A1, A2), Pins 26-28: These three inputs are used during a read or write operation to select an INS8250 register to read from or write to as indicated in the table below. Note that the state of the divisor latch access bit (DLAB), which is the most significant bit of the line control register, affects the selection of certain INS8250 registers. The DLAB must be set high by the system software to access the baud generator divisor latches.

| DLAB | A2 | A1 | AO | Register |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Receiver Buffer (Read), Transmitter <br> Holding Register (Write) |
| 0 | 0 | 0 | 1 | Interrupt Enable |
| X | 0 | 1 | 0 | Interrupt Identification (Read Only) |
| X | 0 | 1 | 1 | Line Control |
| X | 1 | 0 | 0 | Modem Control |
| X | 1 | 0 | 1 | Line Status |
| X | 1 | 1 | 0 | Modem Status |
| X | 1 | 1 | 1 | None |
| 1 | 0 | 0 | 0 | Divisor Latch (Least Significant Bit) |
| $\mathbf{1}$ | 0 | 0 | 1 | Divisor Latch (Most Significant Bit) |

Master Reset (MR), Pin 35: When high, clears all the registers (except the receiver buffer, transmitter holding, and divisor latches), and the control logic of the INS8250. Also, the state of various output signals (SOUT, INTRPT, OUT 1, OUT 2, RTS, $\overline{\mathrm{DTR}}$ ) are affected by an active MR input. Refer to the "Asynchronous Communications Reset Functions" table.

Receiver Clock (RCLK), Pin 9: This input is the 16 x baud rate clock for the receiver section of the chip.

Serial Input (SIN), Pin 10: Serial data input from the communications link (peripheral device, modem, or data set).

Clear to Send ( $\overline{\text { CTS }}$ ), Pin 36: The $\overline{\text { CTS }}$ signal is a modem control function input whose condition can be tested by the processor by reading bit 4 (CTS) of the modem status register. Bit 0 (DCTS) of the modem status register indicates whether the CTS input has changed state since the previous reading of the modem status register.

Note: Whenever the CTS bit of the modem status register changes state, an interrupt is generated if the modem status interrupt is enabled.

Data Set Ready ( $\overline{\mathrm{DSR}}$ ), Pin 37: When low, indicates that the modem or data set is ready to establish the communications link and transfer data with the INS8250. The $\overline{\text { DSR }}$ signal is a modem-control function input whose condition can be tested by the processor by reading bit 5 (DSR) of the modem status register. Bit 1 (DDSR) of the modem status register indicates whether the $\overline{\mathrm{DSR}}$ input has changed since the previous reading of the modem status register.

Note: Whenever the DSR bit of the modem status register changes state, an interrupt is generated if the modem status interrupt is enabled.

Received Line Signal Detect ( $\overline{\text { RLSD }}$ ), Pin 38: When low, indicates that the data carrier had been detected by the modem or data set. The RLSD signal is a modem-control function input whose condition can be tested by the processor by reading bit 7 (RLSD) of the modem status register. Bit 3 (DRLSD) of the modem status register indicates whether the RLSD input has changed state since the previous reading of the modem status register.

Note: Whenever the RLSD bit of the modem status register changes state, an interrupt is generated if the modem status interrupt is enabled.

Ring Indicator ( $\overline{\mathbf{R I}}$ ), Pin 39: When low, indicates that a telephone ringing signal has been received by the modem or data set. The $\overline{\mathrm{RI}}$ signal is a modem-control function input whose conditon can be tested by the processor by reading bit 6 (RI) of the modem status register. Bit 2 (TERI) of the modem status register indicates whether the $\overline{\mathrm{RI}}$ input has changed from a low to high state since the previous reading of the modem status register.

Note: Whenever the RI bit of the modem status register changes from a high to a low state, an interrupt is generated if the modem status register interrupt is enabled.

VCC, Pin 40: +5 Vdc supply.
VSS, Pin 20: Ground ( 0 Vdc ) reference.

## Output Signals

Data Terminal Ready ( $\overline{\mathrm{DTR}}$ ), Pin 33: When low, informs the modem or data set that the INS8250 is ready to communicate.
The DTR output signal can be set to an active low by programming bit 0 (DTR) of the modem control register to a high level. The $\overline{\mathrm{DTR}}$ signal is set high upon a master reset operation.

Request to Send ( $\overline{\mathrm{RTS}}$ ), Pin 32: When low, informs the modem or data set that the INS8250 is ready to transmit data. The RTS output signal can be set to an active low by programming bit 1 (RTS) of the modem control register. The RTS signal is set high upon a master reset operation.

Output 1 ( $\overline{\text { OUT 1 }}$ ), Pin 34: User-designated output that can be set to an active low by programming bit 2 (OUT 1) of the modem control register to a high level. The OUT 1 signal is set high upon a master reset operation.

Output 2 ( $\overline{\text { OUT 2 }}$ ), Pin 31: User-designated output that can be set to an active low by programming bit 3 (OUT 2) of the modem control register to a high level. The OUT 2 signal is set high upon a master reset operation.

Chip Select Out (CSOUT), Pin 24: When high, indicates that the chip has been selected by active CS0, CS1, and CS2 inputs. No data transfer can be initiated until the CSOUT signal is a logical 1.

Driver Disable (DDIS), Pin 23: Goes low whenever the processor is reading data from the INS8250. A high-level DDIS output can be used to disable an external transceiver (if used between the processor and INS8250 on the D7-D0 data bus) at all times, except when the processor is reading data.

Baud Out ( $\overline{\text { BAUDOUT }}$ ), Pin 15: 16 x clock signal for the transmitter section of the INS8250. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the baud generator divisor latches. The BAUDOUT may also be used for the receiver section by typing this output to the RCLK input of the chip.

Interrupt (INTRPT), Pin 30: Goes high whenever any one of the following interrupt types has an active high condition and is enabled through the IER: receiver error flag, received data available, transmitter holding register empty, or modem status. The INTRPT signal is reset low upon the appropriate interrupt service or a master reset operation.

Serial Output (SOUT), Pin 11: Composite serial data output to the communications link (peripheral, modem, or data set). The SOUT signal is set to the marking (logical 1) state upon a master reset operation.

## Input/Output Signals

Data Bus (D7-D0), Pins 1-8: This bus comprises eight tri-state input/output lines. The bus provides bidirectional communications between the INS8250 and the processor. Data, control words, and status information are transferred through the D7-D0 data bus.

External Clock Input/Output (XTAL1, XTAL2), Pins 16 and 17: These two pins connect the main timing reference (crystal or signal clock) to the INS8250.

## Programming Considerations

The INS8250 has a number of accessible registers. The system programmer may access or control any of the INS8250 registers through the processor. These registers are used to control INS8250 operations and to transmit and receive data. A table listing and description of the accessible registers follows.

| Register/Signal | Reset Control | Reset State |
| :---: | :---: | :---: |
| Interrupt Enable Register | Master Reset | All Bits Low (0-3 Forced and 4-7 Permanent) |
| Interrupt Identification Register | Master Reset | Bit 0 is High, Bits 1 and 2 Low Bits 3-7 are Permanently Low |
| Line Control Register | Master Reset | All Bits Low |
| Modem Control Register | Master Reset | All Bits Low |
| Line Status Register | Master Reset | Except Bits 5 and 6 are High |
| Modem Status Register | Master Reset | Bits 0-3 Low <br> Bits 4-7 - Input Signal |
| SOUT | Master Reset | High |
| INTRPT (RCVR Errors) | Read LSR/MR | Low |
| INTRPT (RCVR Data Ready) | Read RBR/MR | Low |
| INTRPT (RCVR Data Ready) | Read IIR/ <br> Write THR/MR | Low |
| INTRPT (Modem Status Changes) | Read MSR/MR | Low |
| OUT 2 | Master Reset | High |
| RTS | Master Reset | High |
| DTR | Master Reset | High |
| OUT 1 | Master Reset | High |

## Asynchronous Communications Reset Functions

## Line-Control Register

The system programmer specifies the format of the asynchronous data communications exchange through the line-control register. In addition to controlling the format, the programmer may retrieve the contents of the line-control register for inspection. This feature simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. The contents of the line-control register are indicated and described below.


## Line-Control Register (LCR)

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

| Bit 1 | Bit 0 | Word Length |
| :---: | :---: | :---: |
| 0 | 0 | 5 Bits |
| 0 | 1 | 6 Bits |
| 1 | 0 | 7 Bits |
| 1 | 1 | 8 Bits |

Bit 2: This bit specifies the number of stop bits in each transmitted or received serial character. If bit 2 is a logical 0 , one stop bit is generated or checked in the transmit or receive data, respectively. If bit 2 is logical 1 when a 5 -bit word length is selected through bits 0 and $1,1-1 / 2$ stop bits are generated or checked. If bit 2 is logical 1 when either a $6-, 7-$, or 8 -bit word length is selected, two stop bits are generated or checked.

Bit 3: This bit is the parity enable bit. When bit $\mathbf{3}$ is a logical 1 , a parity bit is generated (transmit data) or checked (receive data) between the last data word bit and stop bit of the serial data. (The parity bit is used to produce an even or odd number of 1's when the data word bits and the parity bit are summed.)

Bit 4: This bit is the even parity select bit. When bit $\mathbf{3}$ is a logical 1 and bit 4 is a logical $\mathbf{0}$, an odd number of logical 1 's is transmitted or checked in the data word bits and parity bit. When bit 3 is a logical 1 and bit $\mathbf{4}$ is a logical 1, an even number of bits is transmitted or checked.

Bit 5: This bit is the stick parity bit. When bit $\mathbf{3}$ is a logical 1 and bit 5 is a logical 1 , the parity bit is transmitted and then detected by the receiver as a logical 0 if bit 4 is a logical 1 , or as a logical $\mathbf{1}$ if bit $\mathbf{4}$ is a logical 0 .

Bit 6: This bit is the set break control bit. When bit 6 is a logical 1 , the serial output (SOUT) is forced to the spacing (logical 0 ) state and remains there regardless of other transmitter activity. The set break is disabled by setting bit 6 to a logical 0 . This feature enables the processor to alert a terminal in a computer communications system.

Bit 7: This bit is the divisor latch access bit (DLAB). It must be set high (logical 1) to access the divisor latches of the baud rate generator during a read or write operation. It must be set low (logical 0) to access the receiver buffer, the transmitter holding register, or the interrupt enable register.

## Programmable Baud Rate Generator

The INS8250 contains a programmable baud rate generator that is capable of taking the clock input ( 1.8432 MHz ) and dividing it by any divisor from 1 to $\left(2^{16}-1\right)$. The output frequency of the baud generator is 16 x the baud rate [divisor $\#=$ (frequency input)/(baud rate $\times 16$ )]. Two 8 -bit latches store the divisor in a 16-bit binary format. These divisor latches must be loaded during initialization in order to ensure desired operation of the baud rate generator. Upon loading either of the divisor latches, a 16-bit baud counter is immediately loaded. This prevents long counts on initial load.


[^6]

Divisor Latch Most Significant Bit (DLM)

The following figure illustrates the use of the baud rate generator with a frequency of 1.8432 MHz . For baud rates of 9600 and below, the error obtained is minimal.

Note: The maximum operating frequency of the baud generator is 3.1 MHz . In no case should the data rate be greater than 9600 baud.

| Desired <br> Baud <br> Rate | Divisor Used <br> to Generate <br> $\mathbf{1 6 x}$ Clock | Percent Error <br> (Decimal) | (Hex) <br> Desference Between |
| :---: | :---: | :---: | :---: |
| 50 | 2304 | 900 | - |
| 75 | 1536 | 600 | - |
| 110 | 1047 | 417 | 0.026 |
| 134.5 | 857 | 359 | 0.058 |
| 150 | 768 | 300 | - |
| 300 | 384 | 180 | - |
| 600 | 192 | 000 | - |
| 1200 | 96 | 060 | - |
| 1800 | 64 | 040 | - |
| 2000 | 58 | $03 A$ | 0.69 |
| 2400 | 48 | 030 | - |
| 3600 | 32 | 020 | - |
| 4800 | 24 | 018 | - |
| 7200 | 16 | 010 | - |
| 9600 | 12 | $00 C$ | - |

Baud Rate at 1.843 MHz

## Line Status Register

This 8-bit register provides status information on the processor concerning the data transfer. The contents of the line status register are indicated and described below:

| Hex Address 3FD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit |  |
| 7 | 6 |

Line Status Register (LSR)

Bit 0: This bit is the receiver data ready (DR) indicator. Bit 0 is set to a logical 1 whenever a complete incoming character has been received and transferred into the receiver buffer register. Bit 0 may be reset to a logical 0 either by the processor reading the data in the receiver buffer register or by writing a logical 0 into it from the processor.

Bit 1: This bit is the overrun error (OE) indicator. Bit 1 indicates that data in the reciever buffer register was not read by the processor before the next character was transferred into the receiver buffer register, thereby destroying the previous character. The OE indicator is reset whenever the processor reads the contents of the line status register.

Bit 2: This bit is the parity error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even parity-select bit. The PE bit is set to a logical 1 upon detection of a parity error and is reset to a logical 0 whenever the processor reads the contents of the line status register.

Bit 3: This bit is the framing error (FE) indicator. Bit 3 indicates that the received character did not have a valid stop bit. Bit 3 is set to a logical 1 whenever the stop bit following the last data bit or parity is detected as a zero bit (spacing level).

Bit 4: This bit is the break interrupt (BI) indicator. Bit 4 is set to a logical 1 whenever the received data input is held in the spacing (logical 0) state for longer than a full word transmission time (that is, the total time of start bit + data bits + parity + stop bits).

Note: Bits 1 through 4 are the error conditions that produce a receiver line status interrupt whenever any of the corresponding conditions are detected.

Bit 5: This bit is the transmitter holding register empty (THRE) indicator. Bit 5 indicates that the INS8250 is ready to accept a new character for transmission. In addition, this bit causes the INS8250 to issue an interrupt to the processor when the transmit holding register empty interrupt enable is set high. The THRE bit is set to a logical 1 when a character is transferred from the transmitter holding register into the transmitter shift register. The bit is reset to logical 0 concurrently with the loading of the transmitter holding register by the processor.

Bit 6: This bit is the transmitter shift register empty (TSRE) indicator. Bit 6 is set to a logical 1 whenever the transmitter shift register is idle. It is reset to logical 0 upon a data transfer from the transmitter holding register to the transmitter shift register. Bit 6 is a read-only bit.

Bit 7: This bit is permanently set to logical 0 .

## Interrupt Identification Register

The INS8250 has an on-chip interrupt capability that allows for complete flexibility in interfacing to all the popular microprocessors presently available. In order to provide minimum software overhead during data character transfers, the INS8250 prioritizes interrupts into four levels: receiver line status (priority 1 ), received data ready (priority 2 ), transmitter holding register empty (priority 3 ), and modem status (priority 4 ).

Information indicating that a prioritized interrupt is pending and the type of prioritized interrupt is stored in the interrupt identification register. Refer to the "Interrupt Control Functions" table. The interrupt identification register (IIR), when addressed during chip-select time, freezes the highest priority interrupt pending, and no other interrupts are acknowledged until that particular interrupt is serviced by the processor. The contents of the IIR are indicated and described below.


Interrupt Identification Register (IIR)

Bit 0: This bit can be used in either a hard-wired prioritized or polled environment to indicate whether an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine When bit 0 is a logical 1 , no interrupt is pending and polling (if used) is continued.

Bits 1 and 2: These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in the "Interrupt Control Functions" table.

Bits 3 through 7: These five bits of the IIR are always logical 0.

| Interrupt ID Register |  |  |  | Interrupt Set and Reset Functions |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 2 | Bit 1 | Bit 0 | Priority Level | Interrupt Type | Interrupt <br> Source | Interrupt Reset Control |
| 0 | 0 | 1 |  | None | None |  |
| 1 | 1 | 0 | Highest | Receiver Line Status | Overrun Error or <br> Parity Error or <br> Framing Error or <br> Break Interrupt | Reading the Line Status Register |
| 1 | 0 | 0 | Second | Received Data Available | Receiver Data Available | Reading the Receiver Buffer Register |
| 0 | 1 | 0 | Third | Transmitter Holding Register Empty | Transmitter Holding Register Empty | Reading the IIR Register (if source of interrupt) or Writing into the Transmitter Holding Register |
| 0 | 0 | 0 | Fourth | Modem Status | Clear to Send or Data Set Ready or <br> Ring Indicator or Received Line Signal Direct | Reading the Modem Status Register |

## Interrupt Control Functions

## Interrupt Enable Register

This eight-bit register enables the four types of interrupt of the INS8250 to separately activate the chip interrupt (INTRPT) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the interrupt enable register. Similarly, by setting the appropriate bits of this register to a logical 1, selected interrupts can be enabled. Disabling the interrupt system inhibits the interrupt identification register and the active (high) INTRPT output from the chip. All other system functions operate in their normal manner, including the setting of the line status and modem status registers. The contents of the interrupt enable register are indicated and described below:


Interrupt Enable Register (IER)
Bit 0: This bit enables the received data available interrupt when set to logical 1.

Bit 1: This bit enables the transmitter holding register empty interrupt when set to logical 1.

Bit 2: This bit enables the receiver line status interrupt when set to logical 1 .

Bit 3: This bit enables the modem status interrupt when set to logical 1.

Bits 4 through 7: These four bits are always logical 0.

## Modem Control Register

This eight-bit register controls the interface with the modem or data set (or peripheral device emulating a modem). The contents of the modem control register are indicated and described below:


Modem Control Register (MCR)
Bit 0: This bit controls the data terminal ready ( $\overline{\mathrm{DTR}}$ ) output. When bit 0 is set to logical 1 , the $\overline{\text { DTR }}$ output is forced to a logical 0 . When bit 0 is reset to a logical 0 , the $\overline{\mathrm{DTR}}$ output is forced to a logical 1.

Note: The $\overline{\mathrm{DIR}}$ output of the INS8250 may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding modem or data set.

Bit 1: This bit controls the request to send ( $\overline{\mathrm{RTS}}$ ) output. Bit 1 affects the $\overline{\text { RTS }}$ output in a manner identical to that described above for bit 0 .

Bit 2: This bit controls the output $1(\overline{\text { OUT } 1})$ signal, which is an auxiliary user-designated output. Bit 2 affects the OUT 1 output in a manner identical to that described above for bit 0 .

Bit 3: This bit controls the output $2(\overline{\text { OUT } 2})$ signal, which is an auxiliary user-designated output. Bit 3 affects the OUT 2 output in a manner identical to that described above for bit 0 .

Bit 4: This bit provides a loopback feature for diagnostic testing of the INS8250. When bit 4 is set to logical 1, the following occurs: the transmitter serial output (SOUT) is set to the marking (logical 1) state; the receiver serial input (SIN) is disconnected; the output of the transmitter shift register is "looped back" into the receiver shift register input; the four modem control inputs ( $\overline{\mathrm{CTS}}, \overline{\mathrm{DRS}}, \overline{\mathrm{RLSD}}$, and $\overline{\mathrm{RI}}$ ) are disconnected; and the four modem control outputs ( $\overline{\mathrm{DTR}}, \overline{\mathrm{RTS}}, \overline{\text { OUT } 1, ~ a n d ~ O U T ~} 2$ ) are internally connected to the four modem control inputs. In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit- and receive-data paths of the INS8250.

In the diagnostic mode, the receiver and transmitter interrupts are fully operational. The modem control interrupts are also operational but the interrupts' sources are now the lower four bits of the modem control register instead of the four modem control inputs. The interrupts are still controlled by the interrupt enable register.

The INS8250 interrupt system can be tested by writing into the lower four bits of the modem status register. Setting any of these bits to a logical 1 generates the appropriate interrupt (if enabled). The resetting of these interrupts is the same as in normal INS8250 operation. To return to normal operation, the registers must be reprogrammed for normal operation and then bit 4 of the modem control register must be reset to logical 0 .

Bits 5 through 7: These bits are permanently set to logical 0 .

## Modem Status Register

This eight-bit register provides the current state of the control lines from the modem (or peripheral device) to the processor. In addition to this current-state information, four bits of the modem status register provide change information. These bits are set to a logical 1 whenever a control input from the modem changes state. They are reset to logical 0 whenever the processor reads the modem status register.

The content of the modem status register are indicated and described below:


[^7]Bit 0: This bit is the delta clear to send (DCTS) indicator. Bit 0 indicates that the CTS input to the chip has changed state since the last time it was read by the processor.

Bit 1: This bit is the delta data set ready (DDSR) indicator. Bit 1 indicates that the $\overline{\text { DRS }}$ input to the chip has changed since the last time it was read by the processor.

Bit 2: This bit is the trailing edge of ring indicator (TERI) detector. Bit 2 indicates that the $\overline{\mathrm{RI}}$ input to the chip has changed from an on (logical 1) to an off (logical 0 ) condition.

Bit 3: This bit is the delta received line signal detector (DRLSD) indicator. Bit 3 indicates that the RLSD input to the chip has changed state.

Note: Whenever bit $0,1,2$, or 3 is set to a logical 1, a modem status interrupt is generated.

Bit 4: This bit is the complement of the clear to send ( $\overline{\mathrm{CTS}})$ input. If bit 4 (LOOP) of the MCR is set to a logical 1, this is equivalent to RTS in the MCR.

Bit 5: This bit is the complement of the data set ready ( $\overline{\mathrm{DSR}}$ ) input. If bit 4 of the MCR is set to a logical 1 , this bit is equivalent to DTR in the MCR.

Bit 6: This bit is the complement of the ring indicator ( $\overline{\mathrm{RI}})$ input. If bit 4 of the MCR is set to a logical 1 , this bit is equivalent to OUT 1 in the MCR.

Bit 7: This bit is the complement of the received line signal detect ( $\overline{\operatorname{RLSD}}$ ) input. If bit 4 of the MCR is set to a logical 1 , this bit is equivalent to OUT 2 of the MCR.

## Receiver Buffer Register

The receiver buffer register contains the received character as defined below:


## Receiver Buffer Register (RBR)

Bit 0 is the least significant bit and is the first bit serially received.

## Transmitter Holding Register

The transmitter holding register contains the character to be serially transmitted and is defined below:


Transmitter Holding Register (THR)

Bit 0 is the least significant bit and is the first bit serially transmitted.

## Selecting the Interface Format and Adapter Address

The voltage or current loop interface and adapter address are selected by plugging the programmed shunt modules with the locator dots up or down. See the figure below for the configurations.

Module Position
for Primary Asynchronous Adapter

Module Position
for Alternate Asynchronous Adapter



| External <br> Device | Description NC | Pin $1$ |
| :---: | :---: | :---: |
|  | Transmitted Data | 2 |
|  | Received Data | 3 |
|  | Request to Send | 4 |
|  | Clear to Send | 5 |
|  | Data Set Ready | 6 |
|  | Signal Ground | 7 |
|  | Received Line Signal Detector | 8 |
|  | +Transmit Current Loop Data | 9 |
|  | NC | 10 |
|  | -Transmit Current Loop Data | 11 |
|  | NC | 12 |
|  | NC | 13 |
|  | NC | 14 |
|  | NC | 15 |
|  | NC | 16 |
|  | NC | 17 |
|  | +Receive Current Loop Data | 18 |
|  | NC | 19 |
|  | Data Terminal Ready | 20 |
|  | NC | 21 |
|  | Ring Indicator | 22 |
|  | NC | 23 |
|  | NC | 24 |
|  | -Receive Current Loop Return | 25 |

Note: To avoid inducing voltage surges on interchange circuits, signals from interchange circuits shall not be used to drive inductive devices, such as relay coils.

## Connector Specifications

## Binary Synchronous Communications Adapter

The binary synchronous communications (BSC) adapter is a 4 -inch high by 7.5 -inch wide card that provides an RS232C-compatible communication interface for the IBM Personal Computer. All system control, voltage, and data signals are provided through a 2 - by 31-position card-edge tab. External interface is in the form of EIA drivers and receivers connected to an RS232C, standard 25-pin, D-shell connector.

The adapter is programmed by communication software to operate in binary synchronous mode. Maximum transmission rate is 9600 bits per second (bps). The heart of the adapter is an Intel 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART). An Intel 8255A-5 programmable peripheral interface (PPI) is also used for an expanded modem interface, and an Intel 8253-5 programmable interval timer provides time-outs and generates interrupts.

The following is a block diagram of the BSC adapter.


BSC Adapter Block Diagram

## Functional Description

## 8251A Universal Synchronous/Asynchronous Receiver/Transmitter

The 8251 A operational characteristics are programmed by the system unit's software, and it can support virtually any form of synchronous data technique currently in use. In the configuration being described, the 8251 A is used for IBM's binary synchronous communications (BSC) protocol in half-duplex mode.

Operation of the 8251 A is started by programming the communications format, then entering commands to tell the 8251 A what operation is to be performed. In addition, the 8251 A can pass device status to the system unit by doing a Status Read operation. The sequence of events to accomplish this are mode instruction, command instruction, and status read. Mode instruction must follow a master reset operation. Commands can be issued in the data block at any time during operation of the 8251A.

A block diagram of the 8251A follows:


[^8]
## Data Bus Buffer

The system unit's data bus interfaces the 8251A through the data bus buffer. Data is transferred or received by the buffer upon execution of input or output instructions from the system unit. Control words, command words, and status information are also transferred through the data bus buffer.

## Read/Write Control Logic

The read/write control logic controls the transfer of information between the system unit and the 8251A. It consists of pins designated as RESET, CLK, WR, RD, C/D, and CS.

RESET: The Reset pin is gated by Port B, bit 4 of the 8255 , and performs a master reset of the 8251 A . The minimum reset pulse width is 6 clock cycles. Clock-cycle duration is determined by the oscillator speed of the processor.

CLK (Clock): The clock generates internal device timing. No external inputs or outputs are referenced to CLK. The input is the system board's bus clock of 4.77 MHz .

WR (Write): An input to WR informs the 8251A that the system unit is writing data or control words to it. The input is the WR signal from the system-unit bus.

RD (Read): An input to RD informs the 8251A that the processing unit is reading data or status information from it. The input is the RD signal from the system-unit bus.

C/D (Control/Data): An input on this pin, in conjunction with the WR and RD inputs, informs the 8251A that the word on the data bus is either a data character, a control word, or status information. The input is the low-order address bit from the system board's address bus.

CS (Chip Select): A low on the input selects the 8251A. No reading or writing will occur unless the device is selected. An input is decoded at the adapter from the address information on the system-unit bus.

## Modem Control

The 8251A has the following input and output control signals which are used to interface the transmission equipment selected by the user.

DSR (Data Set Ready): The DSR input port is a general-purpose, 1-bit, inverting input port. The 8251A can test its condition with a Status Read operation.

CTS (Clear to Send): A low on this input enables the 8251A to transfer serial data if the TxEnable bit in the command byte is set to 1 . If either a TxEnable off or CTS off condition occurs while the transmitter is in operation, the transmitter will send all the data in the USART that was written prior to the TxDisable command, before shutting down.

DTR (Data Terminal Ready): The DTR output port is a general-purpose, 1-bit, inverting output port. It can be set low by programming the appropriate bit in the command instruction word.

RTS (Request to Send): The RTS output signal is a general-purpose, 1-bit, inverting output port. It can be set low by programming the appropriate bit in the Command Instruction word.

## Transmitter Buffer

The transmitter buffer accepts parallel data from the data-bus buffer, converts it to a serial bit stream, and inserts the appropriate characters or bits for the BSC protocol. The output from the transmit buffer is a composite serial stream of data on the falling edge of Transmit Clock. The transmitter will begin transferring data upon being enabled, if CTS $=0$ (active). The transmit data (TxD) line will be set in the marking state upon receipt of a master reset, or when transmit enable/CTS is off and the transmitter is empty (TxEmpty).

## Transmitter Control

Transmitter Control manages all activities associated with the transfer of serial data. It accepts and issues the following signals, both externally and internally, to accomplish this function:

TxRDY (Transmitter Ready): This output signals the system unit that the transmitter is ready to accept a data character. The TxRDY output pin is used as an interrupt to the system unit (Level 4) and is masked by turning off Transmit Enable. TxRDY is automatically reset by the leading edge of a WR input signal when a data character is loaded from the system unit.

TxE (Transmitter Empty): This signal is used only as a status register input.

TxC (Transmit Clock): The Transmit Clock controls the rate at which the character is to be transmitted. In synchronous mode, the bit-per-second rate is equal to the TxC frequency. The falling edge of TxC shifts the serial data out of the 8251A.

## Receiver Buffer

The receiver accepts serial data, converts it to parallel format, checks for bits or characters that are unique to the communication technique, and sends an "assembled" character to the system unit. Serial data input is received on the RxD (Receive Data) pin, and is clocked in on the rising edge of RxC (Receive Clock).

## Receiver Control

This control manages all receiver-related activites. The parity-toggle and parity-error flip-flopcircuits are used for parity-error detection, and set the corresponding status bit.

RxRDY (Receiver Ready): This output indicates that the 8251A has a character that is ready to be received by the system unit. RxRDY is connected to the interrupt structure of the system unit (Interrupt Level 3). With Receive Enable off, RxRDY is masked and held in the reset mode. To set RxRDY, the receiver must be enabled, and a character must finish assembly and be transferred to the data output register. Failure to read the received character from the RxRDY output register before the assembly of the next Rx Data character will set an overrun-condition error, and the previous character will be lost.
$\mathbf{R x C}$ (Receiver Clock): The receiver clock controls the rate at which the character is to be received. The bit rate is equal to the actual frequency of RxC .

SYNDET (Synchronization Detect): This pin is used for synchronization detection and may be used as either input or output, programmable through the control word. It is reset to output-mode-low upon reset. When used as an output (internal synchronization mode), the SYNDET pin will go to 1 to indicate that the 8251A has found the synchronization character in the receive mode. If the 8251 A is programmed to use double synchronization characters (bisynchronization, as in this application), the SYNDET pin will go to 1 in the middle of the last bit of the second synchronization character. SYNDET is automatically reset for a Status Read operation.

## 8255A-5 Programmable Peripheral Interface

The 8255A-5 is used on the BSC adapter to provide an expanded modem interface and for internal gating and control functions. It has three 8 -bit ports, which are defined by the system during initialization of the adapter. All levels are considered plus active unless otherwise indicated. A detailed description of the ports is in 'Programming Considerations' in this section.

## 8253-5 Programmable Interval Timer

The 8253-5 is driven by a divided-by-two system-clock signal. Its outputs are used as clocking signals and to generate inactivity timeout interrupts. These level 4 interrupts occur when either of the timers reaches its programmed terminal counts. The 8253-5 has the following outputs:

Timer 0: Not used for synchronous-mode operation.
Timer 1: Connected to port A, bit 7 of the 8255 and Interrupt Level 4.

Timer 2: Connected to port A, bit 6 of the 8255 and Interrupt Level 4.

## Operation

The complete functional definition of the BSC adapter is programmed by the system software. Initialization and control words are sent out by the system to initialize the adapter and program the communications format in which it operates. Once programmed, the BSC Adapter is ready to perform its communication functions.

## Transmit

In synchronous transmission, the TxD output is continuously at a mark level until the system sends its first character, which is a synchronization character to the 8251A. When the CTS line goes on, the first character is serially transmitted. All bits are shifted out on the falling edge of TxC. When the 8251 A is ready to receive another character from the system for transmission, it raises TxRDY, which causes a level-4 interrupt.

Once transmission has started, the data stream at the TxD output must continue at the TxC rate. If the system does not provide the 8251A with a data character before the 8251A transmit buffers become empty, the synchronization characters will be automatically inserted in the TxD data stream. In this case, the TxE bit in the status register is raised high to signal that the 8251 A is empty and that synchronization characters are being sent out. (Note that this TxE bit is in the status register, and is not the TxE pin on the 8251A). TxE does not go low when SYNC is being shifted out. The TxE status bit is internally reset by a data character being written to the 8251 A .

## Receive

In synchronous reception, the 8251A will achieve character synchronization, because the hardware design of the BSC adapter is intended for internal synchronization. Therefore, the SYNDET pin on the 8251 A is not connected to the adapter circuits. For internal synchronization, the Enter Hunt command should be included in the first command instruction word written. Data on the RxD pin is then sampled in on the rising edge of RxC . The content of the RxD buffer is compared at every bit boundary with the first SYNC character until a match occurs. Because the 8251 A has been programmed for two synchronization characters (bisynchronization), the next received character is also compared. When both SYNC characters have been detected, the 8251A ends the hunt mode and is in character synchronization. The SYNDET bit in the status register (not the SYNDET pin) is then set high, and is reset automatically by a Status Read.

Once synchronization has occurred, the 8251 A begins to assemble received data bytes. When a character is assembled and ready to be transferred to memory from the 8251 A , it raises RxRDY, causing an interrupt level 3 to the system.

If the system has not fetched a pevious character by the time another received character is assembled (and an interrupt-level $\mathbf{3}$ issued by the adapter), the old character will be overwritten, and the overrun error flag will be raised. All error flags can be reset by an error reset operation.

## Programming Considerations

Before starting data transmission or reception, the BSC adapter is programmed by the system unit to define control and gating ports, timer functions and counts, and the communication environment in which it is to operate.

## Typical Programming Sequence

The $8255 \mathrm{~A}-5$ programmable peripheral interface (PPI) is initialized for the proper mode by selecting address hex $\mathbf{3 A 3}$ and writing the control word. This defines port A as an input, port B as an output for modem control and gating, and port C for 4-bit input and 4-bit output. The bit descriptions for the 8255A-5 are shown in the following figures. Using an output to port C , the adapter is then set to wrap mode, disallow interrupts, and gate external clocks (address $=3 \mathrm{~A} 2 \mathrm{H}$, data $=0 \mathrm{DH}$ ). The adapter is now isolated from the communication interface, and initialization continues.

Through bit 4 of 8255 Port B, the 8251 A reset pin is brought high, held, then dropped. This resets the internal registers of the 8251A.


The 8253-5 programmable interval timer is used in the synchronous mode to provide inactivity time-outs to interrupt the system unit after a preselected period of time has elapsed from the start of a communication operation. Counter 0 is not used for synchronous operation. Counters 1 and 2 are connected to interrupt-level 4, and are programmed to terminal-count values, which will provide the desired time delay before a level-4 interrupt is generated. These interrupts will indicate to the system software that a predetermined period of time has elapsed without a TxRDY (level 4) or RxRDY (level 3) interrupt being sent to the system unit.

The modes for each counter are programmed by selecting each timer-register address and writing the correct control word for counter operation to the adapter. The mode for counters 1 and 2 is set to 0 . The terminal-count values are loaded using control-word bits D4 and D5 to select "load." The 8253-5 Control Word format is shown in the following chart.

| Control Word Format |  |  |  | Address hex 3A7 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| SC1 | SCO | RL1 | RLO | M2 | M1 | мо | BCD |

Definition of Control
SC - Select Counter:
SC1 SC0

| 0 | 0 | Select Counter 0 |
| :--- | :--- | :--- |
| 0 | 1 | Select Counter 1 |
| 1 | 0 | Select Counter 2 |
| 1 | 1 | Illegal |

RL - Read/Load:
RL1 RLO

| 0 | 0 | Counter Latching operation |
| :---: | :---: | :--- |
| 1 | 0 | Read/Load most significant byte only |
| 0 | 1 | Read/Load least significant byte only |
| 1 | 1 | Read/Load least significant byte first, <br> then most significant byte |

M - Mode :


BCD:

| 0 | Binary Counter 16-bits |
| :---: | :--- |
| 1 | Binary Coded Decimal (BCD) Counter <br> (4 Decades) |

## 8251A Programming Procedures

After the support devices on the BSC adapter are programmed, the 8251 A is loaded with a set of control words that define the communication environment. The control words are split into two formats, mode instruction, and command instruction.

Both the mode and command instructions must conform to a specified sequence for proper device operation. The mode instruction must be inserted immediately after a reset operation, before using the 8251 A for data communications. The required synchronization characters for the defined communication technique are next loaded into the 8251 A (usually hex 32 for BSC). All control words written to the 8251A after the mode instruction will load the command instruction. Command instructions can be written to the 8251 A at any time in the data block anytime during the operation of the 8251A. To return to the mode instruction format, the master reset bit in the command instruction word can be set to start an internal reset operation which automatically places the 8251 A back into the mode instruction format. Command instructions must follow the mode instructions or synchronization characters.

The following diagram is a typical data block, showing the mode instruction and command instruction.


Typical Data Block

## Mode Instruction Definition

The mode instruction defines the general operational characteristics of the 8251 A . It follows a reset operation (internal or external). Once the mode instruction has been written to the 8251A by the system unit, synchronization characters or command instructions may be written to the device.

The following figure shows the format for the mode instruction.


Bit $0 \quad$ Not used; always 0
Bit 1 Not used; always 0
Bit 2 and These two bits are used together to define the character
Bit 3 length. With 0 and 1 as inputs on bits 2 and 3, character lengths of $5,6,7$, and 8 bits can be established, as shown in the preceding figure.

Bit 4 In the synchronous mode, parity is enabled from this bit. A 1 on this bit sets parity enable.

Bit 5 The parity generation/check is set from this bit. For BSC, even parity is used by having bit $5=1$.

Bit 6 External synchronization is set by this bit. A 1 on this bit establishes synchronization detection as an input.

Bit 7 This bit establishes the mode of character synchronization. A 0 is set on this bit to give double character synchronization.

## Command-Instruction Format

The command-instruction format defines a status word that is used to control the actual operation of the 8251A. Once the mode instruction has been written to the 8251 A , and SYNC characters loaded, all further "Control Writes" to I/O address hex 3A9 or hex 389 will load a command instruction.

Data is transferred by accessing two I/O ports on the 8251A, ports 3A8 and 388. A byte of data can be read from port 3A8 and can be written to port 388 .


## Command Instruction Format

Bit 0 The Transmit Enable bit sets the function of the 8251A to either enabled (1) or disabled ( 0 ).

Bit 1 The Data Terminal Ready bit, when set to 1 will force the data terminal output to 0 . This is a one-bit inverting output port.

Bit 2 The Receive Enable bit sets the function to either enable the bit (1), or to disable the bit ( 0 ).

Bit 3 The Send Break Character bit is set to 0 for normal BSC operation.

Bit 4 The Error Reset bit is set to 1 to reset error flags from the command instruction.

Bit $5 \quad$ A 1 on the Request to Send bit will set the output to 0 . This is a one-bit inverting output port.

Bit 6 The Internal Reset bit when set to 1 returns the 8251A to mode-instruction format.

Bit 7 The Enter Hunt bit is set to 1 for BSC to enable a search for synchronization characters.

## Status Read Definition

In telecommunication systems, the status of the active device must often be checked to determine if errors or other conditions have occurred that require the processor's attention. The 8251A has a status read facility that allows the system software to read the status of the device at anytime during the functional operation. A normal read command is issued by the processor with I/O address hex 3A9 for BSC, and hex 389 for Alternate BSC to perform a status read operation.

The format for a status read word is shown in the figure below. Some of the bits in the status read format have the same meanings as external output pins so the 8251A can be used in a completely polled environment or in an interrupt-driven environment.


[^9]Bit $0 \quad$ See the Note in the preceding figure.
Bit 1 An output on this bit means a character is ready to be received by the computer's 8088 microprocessor.

Bit 2 A 1 on this bit indicates the 8251A has no characters to transmit.

Bit 3 The Parity Error bit sets a flag when errors are detected. It is reset by the error reset in the command instruction.

Bit 4 This bit sets a flag when the computers 8088 microprocessor does not read a character before another one is presented. The 8251 A operation is not inhibited by this flag, but the overrun character will be lost.

Bit 5 Not used
Bit 6 SYNDET goes to 1 when the synchronization character is found in receive mode. For BSC, SYNDET goes high in the middle of the last bit of the second synchronization character.

Bit 7 The Data Set Ready bit is a one bit inverting input. It is used to check modem conditions, such as data-set ready.

## Interface Signal Information

The BSC adapter conforms to interface signal levels standardized by the Electronics Industry Association (EIA) RS232C Standard. These levels are shown in the following figure.

Additional lines, not standardized by the EIA, are pins 11, 18, and 25 on the interface connector. These lines are designated as Select Standby, Test, and Test Indicate. Select Standby is used to support the switched network backup facility of a modem that provides this option. Test and Test Indicate support a modem wrap function on modems that are designated for business-machine, controlled-modem wraps.


## Interface Voltage Levels

## Interrupt Information

Interrupt Level 4: Transmitter Ready
Counter 1
Counter 2
Interrupt Level 3: Receiver Ready
The following chart is a device address summary for the primary and alternate modes of the binary synchronous communications adapter.

| Hex Address |  |  |  |  |
| :---: | :---: | :---: | :--- | :--- |
| Primary | Alternate |  | Fevice | Register Name |
|  |  |  |  |  |
| 3AO | 380 | 8255 | Port A Data | Internal/External Sensing |
| 3A1 | 381 | 8255 | Port B Data | External Modem Interface |
| 3A2 | 382 | 8255 | Port C Data | Internal Control |
| 3A3 | 383 | 8255 | Mode Set | 8255 Mode Initialization |
| 3A4 | 384 | 8253 | Counter 0 LSB | Not Used in Synch Mode |
| 3A4 | 384 | 8253 | Counter 0 MSB | Not Used in Synch Mode |
| 3A5 | 385 | 8253 | Counter 1 LSB | Inactivity Time-Outs |
| 3A5 | 385 | 8253 | Counter 1 MSB | Inactivity Time-Outs |
| 3A6 | 386 | 8253 | Counter 2 LSB | Inactivity Time-Outs |
| 3A6 | 386 | 8253 | Counter 2 MSB | Inactivity Time-Outs |
| 3A7 | 387 | 8253 | Mode Register | 8253 Mode Set |
| 3A8 | 388 | 8251 | Data Select | Data |
| 3A9 | 389 | 8251 | Command/Status | Mode/Command |
|  |  |  |  | USART Status |

[^10]

Connector Specifications

Notes:

## IBM Synchronous Data Link Control (SDLC) Communications Adapter

The SDLC communications adapter system control, voltage, and data signals are provided through a 2 by 31 position card edge tab. Modem interface is in the form of EIA drivers and receivers connecting to an RS232C standard 25-pin, D-shell, male connector.

The adapter is programmed by communications software to operate in a half-duplex synchronous mode. Maximum transmission rate is 9600 bits per second, as generated by the attached modem or other data communication equipment.

The SDLC adapter utilizes an Intel 8273 SDLC protocol controller and an Intel 8255A-5 programmable peripheral interface for an expanded external modem interface. An Intel 8253 programmable interval timer is also provided to generate timing and interrupt signals. Internal test loop capability is provided for diagnostic purposes.

The figure below is a block diagram of the SDLC communications adapter.


The 8273 SDLC protocol control module has the following key features:

- Automatic frame check sequence generation and checking.
- Automatic zero bit insertion and deletion.
- TTL compatibility.
- Dual internal processor architecture, allowing frame level command structure and control of data channel with minimal system processor intervention.

The 8273 SDLC protocol controller operations, whether transmission, reception, or port read, are each comprised of three phases:

Command Commands and/or parameters for the required operation are issued by the processor.

Execution Executes the command, manages the data link, and may transfer data to or from memory utilizing direct memory access (DMA), thus freezing the processor except for minimal interruptions.

Result Returns the outcome of the command by returning interrupt results.

Support of the controller operational phases is through internal registers and control blocks of the $\mathbf{8 2 7 3}$ controller.

## 8273 Protocol Controller Structure

The 8273 module consists of two major interfaces: the processor interface and the modem interface. A block diagram of the 8273 protocol controller module follows.


## Processor Interface

The processor interface consists of four major blocks: the control/read/write logic (C/R/W), internal registers, data transfer logic, and data bus buffers.

## Control/Read/Write Logic

The control/read/write logic is used by the processor to issue commands to the 8273 . Once the 8273 receives and executes a command, it returns the results using the $\mathrm{C} / \mathrm{R} / \mathrm{W}$ logic. The logic is supported by seven registers which are addressed by A0, A1, RD, and WR, in addition to CS. A0 and A1 are the two low-order bits of the adapter address-byte. RD and WR are the processor read and write signals present on the system control bus. CS is the chip select, also decoded by the adapter address logic. The table below shows the address of each register using the C/R/W logic.

| Address Inputs |  | Control Inputs |  |  | Register |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AO | A1 | CS | WR | RD |  |
| 0 | 0 | 0 | 0 | 1 | Command |
| 0 | 0 | 0 | 1 | 0 | Status |
| 0 | 1 | 0 | 0 | 1 | Parameter |
| 0 | 1 | 0 | 1 | 0 | Result |
| 1 | 0 | 0 | 0 | 1 | Reset |
| 1 | 0 | 0 | 1 | 0 | TxI/R |
| 1 | 1 | 0 | 0 | 1 | None |
| 1 | 1 | 0 | 1 | 0 | RxI/R |

8273 SDLC Protocol Controller Register Selection

## 8273 Control/Read/Write Registers

| Command | Operations are initialized by writing the <br> appropriate command byte into this register. |
| :--- | :--- |
| Status | This register provides the general status of <br> the $\mathbf{8 2 7 3}$. The status register supplies the <br> processor/adapter handshaking necessary <br> during various phases of the 8273 operation. |

Parameter

Immediate Result (Result)

Additional information that is required to process the command is written into this register. Some commands require more than one parameter.

Commands that execute immediately produce a result byte in this register, to be read by the processor.

Transmit Interrupt Results (TxI/R)

Results of transmit operations are passed to the processor from this register. This result generates an interrupt to the processor when the result becomes available.

Receiver Interrupt Results ( $\mathrm{Rx} / \mathrm{I} / \mathrm{R}$ )

Results of receive operations are passed to the processor from this register. This result

Reset generates an interrupt to the processor when the result becomes available.

This register provides a software reset function for the 8273 .

The other elements of the C/R/W logic are the interrupt lines (RxINT and TxINT). Interrupt priorities are listed in the "Interrupt Information" table in this section. These lines signal the processor that either the transmitter or the receiver requires service (results should be read from the appropriate register), or a data transfer is required. The status of each interrupt line is also reflected by a bit in the status register, so non-interrupt driven operation is also possible by the communication software examining these bits periodically.

## Data Interfaces

The $\mathbf{8 2 7 3}$ supports two independent data interfaces through the data transfer logic: received data and transmitted data. These interfaces are programmable for either DMA or non-DMA data transfers. Speeds below 9600 bits-per-second may or may not require DMA, depending on the task load and interrupt response time of the processor. The processor DMA controller is used for management of DMA data transfer timing and addressing. The $\mathbf{8 2 7 3}$ handles the transfer requests and actual counts of data-block lengths. DMA level 1 is used tb transmit and receive data transfers. Dual DMA support is not provided.

## Elements of Data Transfer Interface

TxDRQ/RxDRQ $\quad$| This line requests a DMA to or from |
| :--- |
| memory and is asserted by the $\mathbf{8 2 7 3}$. |

TxDACK/RxDACK This line notifies the $\mathbf{8 2 7 3}$ that a request has been granted and provides access to data regions. This line is returned by the DMA controller (DACK1 on the system unit control bus is connected to TxDACK/RxDACK on the 8273).

RD (Read) This line indicates data is to be read from the $\mathbf{8 2 7 3}$ and placed in memory. It is controlled by the processor DMA controller.

WR (Write) This line indicates if data is to be written to the $\mathbf{8 2 7 3}$ from memory and is controlled by the processor DMA controller.

To request a DMA transfer, the $\mathbf{8 2 7 3}$ raises the DMA request line. Once the DMA controller obtains control of the system bus, it notifies the $\mathbf{8 2 7 3}$ that the DRQ is granted by returning DACK, and WR or RD, for a transmit or receive operation, respectively. The DACK and WR or RD signals transfer data between the 8273 and memory, independent of the 8273 chip-select pin (CS). This "hard select" of data into the transmitter or out of the receiver alleviates the need for the normal transmit and receive data registers, addressed by a combination of address lines, CS, and WR or RD.

## Modem Interface

The modem interface of the 8273 consists of two major blocks: the modem control block and the serial data timing block.

## Modem Control Block

The modem control block provides both dedicated and user-defined modem control function. EIA inverting drivers and receivers are used to convert TTL levels to EIA levels.

Port A is a modem control input port. Bits PA0 and PA1 have dedicated functions.


Bit PA0 This bit reflects the logical state of the clear to send (CTS) pin. The 8273 waits until CTS is active before it starts transmitting a frame. If CTS goes inactive while transmitting, the frame is aborted and the processor is interrupted. A CTS failure will be indicated in the appropriate interrupt-result register.

Bit PA1 This bit reflects the logical state of the carrier detect pin (CD). CD must be active in sufficient time for reception of a frame's address field. If CD is lost (goes inactive) while receiving a frame, an interrupt is generated with a $C D$ failure result.

Bit PA2 This bit is a sense bit for data set ready (DSR).
Bit PA3 This bit is a sense bit to detect a change in CTS.

Bit PA4 This bit is a sense bit to detect a change in data set ready.

Bits PA5 to PA7 These bits are not used and each is read as a 1 for a read port A command.

Port B is a modem control output port. Bits PB0 and PB5 are dedicated function pins.

| 8273 Port B (Modem Control Output Port) |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit PB | 7 | 6 | 5 | 4 | 3 | 2 |

Bit PB0 This bit represents the logical state of request to send (RTS). This function is handled automatically by the 8273.

Bit PB1 Reserved.
Bit PB2 Used for data terminal ready.
Bit PB3 Reserved.
Bit PB4 Reserved.
Bit PB5 This bit reflects the state of the flag detect pin. This pin is activated whenever an active receiver sees a flag character.

Bit PB6 Not used.
Bit PB7 Not used.

## Serial Data Timing Block

The serial data timing block is comprised of two sections: the serial data logic and the digital phase locked loop (DPLL).

Elements of the serial data logic section are the data pins TxD (transmitted data output) and RxD (received data input), and the respective clocks. The leading edge of TxC generates new transmitted data and the trailing edge of RxC is used to capture the received data. The figure below shows the timing for these signals.


8273 SDLC Protocol Controller Transmit/Receive Timing

The digital phase locked loop provided on the 8273 controller module is utilized to capture looped data in proper synchronization during wrap operations performed by diagnostics.

## 8255A-5 Programmable Peripheral Interface

The 8255A-5 contains three eight bit ports. Descriptions of each bit of these ports are as follows:

| 8255A-5 Port A Assignments* |  | Hex Address 380 |
| :---: | :---: | :---: |
|  |  | rom Interface on from Interface ock Active om Interface Active ged |
| *Port A is defined as an input port |  |  |
| 8255A-5 Port B Assignments* |  | Hex Address 381 |
|  |  | Rate Select at by at Modem Changed Logic upt |
| *Port B is defined as an output port |  |  |


| 8255A-5 Port C Assignments* | Hex Address 382 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit |  |

*Port C is defined for internal control and gating functions. It has three input and four output bits. The four output bits are defined during initialization, but only three are used.

## 8253-5 Programmable Interval Timer

The $8253-5$ is driven by a processor clock signal divided by two. It has the following output:

Timer 0 Programmed to generate a square wave signal, used as an input to timer 2. Also connected to 8253 port C, bit 5 .

Timer 1 Connected to 8255 port A, bit 7, and interrupt level 4.
Timer 2 Connected to 8255 port A, bit 6, and interrupt level 4.

## Programming Considerations

The software aspects of the 8273 involve the communication of both commands from the processor to the 8273 and the return of results of those commands from the 8273 to the processor. Due to the internal processor architecture of the 8273 , this system unit/8273 communication is basically a form of interprocessor communication, and must be considered when programming for the SDLC communications adapter.

The protocol for this interprocessor communication is implemented through use of handshaking supplied in the 8273 status register. The bit definitions of this register are shown below.

|  | Stat |  | egis | Format | Hex Address 388 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit |  |  |  |  | TxIRA $1=$ TxINT Result Available <br> RxIRA $1=$ RxINT Result Available <br> - TxINT 1 = Tx interrupt <br> RxINT $1=$ Rx Interrupt <br> - CRBF 1 = Command Result Buffer Full <br> - CPBF 1 = Command Parameter Buffer Full <br> - CBF 1 = Command Buffer Full <br> - CBSY $1=$ Command Busy |

Bit 0 This bit is the transmitter interrupt result available (TxIRA) bit. This bit is set when the 8273 places an interrupt-result byte in the TxI/R register, and reset when the processor reads the $\mathrm{TxI} / \mathrm{R}$ register.

Bit 1 This bit is the receiver interrupt result available (RxIRA) bit. It is the corresponding result-available bit for the receiver. It is set when the 8273 places an interrupt-result byte in the $\mathrm{RxI} / \mathrm{R}$ register and reset when the processor reads the register.

Bit 2 This bit is the transmitter interrupt (TxINT) bit and reflects the state of the TxINT pin. TxINT is set by the 8273 whenever the transmitter needs servicing, and reset when the processor reads the result or performs the data transfer.

Bit 3 This bit is the receiver interrupt (RxINT) bit and is identical to the TxINT, except action is initiated based on receiver interrupt-sources.

Bit 4 This bit is the command result buffer full (CRBF) bit. It is set when the 8273 places a result from an immediate-type command in the result register, and reset when the processor reads the result or performs the data transfer.

Bit 5 This bit is the command parameter buffer full (CPBF) bit and indicates that the parameter register contains a parameter. It is set when the processor deposits a parameter in the parameter register, and reset when the 8273 accepts the parameter.

Bit 6 This bit is the command buffer full (CBF) bit and, when set, it indicates that a byte is present in the command register. This bit is normally not used.

Bit 7 This bit is the command busy (CBSY) bit and indicates when the 8273 is in the command phase. It is set when the processor writes a command into the command register, starting the command phase. It is reset when the last parameter is deposited in the parameter register and accepted by the 8273 , completing the command phase.

## Initializing the Adapter (Typical Sequence)

Before initialization of the 8273 protocol controller, the support devices on the card must be initialized to the proper modes of operation.

Configuration of the $8255 \mathrm{~A}-5$ programmable peripheral interface is accomplished by selecting the mode-set address for the 8255 (see the "SDLC Communications Adapter Device Addresses" table later in this section) and writing the appropriate control word to the device (hex 98) to set ports $\mathrm{A}, \mathrm{B}$, and C to the modes described previously in this section.

Next, a bit pattern is output to port C which disallows interrupts, sets wrap mode on, and gates the external clock pins (address = hex 382 , data $=$ hex OD). The adapter is now isolated from the communications interface.

Using bit 4 of port B , the 8273 reset line is brought high, held and then dropped. This resets the internal registers of the 8273 .

The 8253-5's counter 1 and 2 terminal-count values are now set to values which will provide the desired time delay before a level 4 interrupt is generated. These interrupts may be used to indicate to the communication software that a pre-determined period of time has elapsed without a result interrupt (interrupt level 3). The terminal count-values for these counters are set for any time delay which the programmer requires. Counter $\mathbf{0}$ is also set at this time to mode 3 (generates square wave signal, used to drive counter 2 input).

To setup the counter modes, the address for the 8253 counter mode register is selected (see the "SDLC Communications Adapter Device Addresses" table, later in this section), and the control word for each individual counter is written to the device separately. The control-word format and bit definitions for the 8253 are shown below. Note that the two most-significant bits of the control word select each individual counter, and each counter mode is defined separately.

Once the support devices have been initialized to the proper modes and the 8273 has been reset, the 8273 protocol controller is ready to be configured for the operating mode that defines the communications environment in which it will be used.

## Control Word Format

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ |  | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SC 1 | SCO | $\mathrm{RL1}$ | RLO | M 2 | M 1 | M 0 | BCD |

Definitions of Control
SC - Select Counter:

| SC1 | SCO |  |
| :---: | :---: | :--- |
| 0 | 0 | Select Counter 0 |
| 0 | 1 | Select Counter 1 |
| 1 | 0 | Select Counter 2 |
| 1 | 1 | Illegal |

RL - Read/Load:
RL1 $\quad$ RLO

| 0 | 0 | Counter Latching operation |
| :---: | :---: | :--- |
| 1 | 0 | Read/Load most significant byte (MSB) |
| 0 | 1 | Read/Load least significant byte (LSB) |
| 1 | 1 | Read/Load least significant byte first, <br> then most significant byte. |

M-Mode:
M2

| M1 | M0 | Mode |  |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | Mode 0 |
| 0 | 0 | 1 | Mode 1 |
| $X$ | 1 | 0 | Mode 2 |
| $X$ | 1 | 1 | Mode 3 |
| 1 | 0 | 0 | Mode 4 |
| 1 | 0 | 1 | Mode 5 |

BCD:

| 0 | Binary Counter 16-bits |
| :--- | :--- |
| 1 | Binary Coded Decimal (BCD) Counter (4 Decades) |

## Initialization/Configuration Commands

The initialization/configuration commands manipulate internal registers of the 8273 , which define operating modes. After chip reset, the 8273 defaults to all 1's in the mode registers. The initialization/configuration commands either set or reset specified bits in the registers depending on the type of command. One parameter is required with the commands. The parameter is actually the bit pattern (mask) used by the set or reset command to manipulate the register bits.

Set commands perform a logical OR operation of the parameter (mask) of the internal register. This mask contains 1's where register bits are to be set. Zero (0's) in the mask cause no change to the corresponding register bit.

Reset commands perform a logical AND operation of the parameter (mask) and internal register. The mask 0 is reset to register bit, and 1 to cause no change.

The following are descriptions of each bit of the operating, serial I/O, one-bit delay, and data transfer mode registers.

Operating Mode Register


Bit $0 \quad$ If bit 0 is set to a 1 , flags are sent immediately if the transmitter was idle when the bit was set. If a transmit or transmit-transparent command was active, flags are sent immediately after transmit completion. This mode is ignored if loop transmit is active or the one-bitdelay mode register is set for one-bit delay. If bit 0 is reset (to 0 ), the transmitter sends idles on the next character boundary if idle or, after transmission is complete, if the transmitter was active at bit-0 reset time.

Bit 1 If bit 1 is set to a 1 , the $\mathbf{8 2 7 3}$ sends two characters before the first flag of a frame. These characters are hex 00 if NRZI is set or hex 55 if NRZI is not set. (See "Serial I/O Mode Register," for NRZI encoding mode format.)

Bit 2 If bit $\mathbf{2}$ is set to a 1 , the $\mathbf{8 2 7 3}$ buffers the first two bytes of a received frame (the bytes are not passed to memory). Resetting this bit (to 0) causes these bytes to be passed to and from memory.

Bit $\mathbf{3}$ This bit indicates to the $\mathbf{8 2 7 3}$ when to generate an end-of-frame interrupt. If bit $\mathbf{3}$ is set, an early interrupt is generated when the last data character has been passed to the 8273. If the processor responds to the early interrupt with another transmit command before the final flag is sent, the final-flag interrupt will not be generated and a new frame will begin when the current frame is complete. Thus, frames may be sent separated by a single flag. A reset condition causes an interrupt to be generated only following a final flag.

Bit 4 This is the EOP-interrupt-mode function and is not used on the SDLC communications adapter. This bit should always be in the reset condition.

Bit 5 This bit is always reset for SDLC operation, which causes the $\mathbf{8 2 7 3}$ protocol controller to recognize eight ones ( $\left.011 \begin{array}{llllll}1 & 1 & 1 & 1 & 1 & 1\end{array}\right)$ as an abort character.

Serial I/O Mode Register

| 8273 Serial I/O Mode Register Format |  |
| :---: | :---: |
| Bit |  |

Bit 0 Set to 1 , this bit specifies NRZI encoding and decoding. Resetting this bit specifies that transmit and receive data be treated as a normal positive-logic bit stream.

Bit $1 \quad$ When bit 1 is set to 1 , the transmit clock is internally routed to the receive-clock circuitry. It is normally used with the loopback bit (bit 2). The reset condition causes the transmit and receive clocks to be routed to their respective 8273 I/O pins.

Bit 2 When bit 2 is set, the transmitted data is internally routed to the received data circuitry. The reset condition causes the transmitted and received data to be routed to their respective 8273 I/O pins.

## Data Transfer Mode Register

| 8273 Data Transfer Mode Register Format |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{lllllllll}\text { Bit } & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |

When the data transfer mode register is set, the 8273 protocol controller will interrupt when data bytes are required for transmission, or are available from a reception. If a transmit or receive interrupt occurs and the status register indicates that there is no transmit or receive interrupt result, the interrupt is a transmit or receive data request, respectively. Reset of this register causes DMA requests to be performed with no interrupts to the processor.

## One-Bit Delay Mode Register

| 8273 One-Bit Delay Mode Register Format |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit $\begin{array}{ccccccccl}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ & & & & & & & & \\ & & & & & & & & \\ & & & \\ & & & \\ \text { Not Used }\end{array}$ 1 = One-Bit Delay Enable |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |

When one-bit delay is set, the 8273 retransmits the received data stream one-bit delayed. Reset of this bit stops the one-bit delay mode.

The table below is a summary of all set and reset commands associated with the 8273 mode registers. The set or reset mask used to define individual bits is treated as a single parameter. No result or interrupt is generated by the 8273 after execution of these commands.

| Register | Command | Hex <br> Code | Parameter |
| :--- | :--- | :--- | :--- |
| One-Bit Delay Mode | Set | A4 | Set Mask |
|  | Reset | 64 | Reset Mask |

## Command Phase

Although the $\mathbf{8 2 7 3}$ is a full duplex device, there is only one command register. Thus, the command register must be used for only one command sequence at a time and the transmitter and receiver may never be simultaneously in a command phase.

The system software starts the command phase by selecting the $\mathbf{8 2 7 3}$ command register address and writing a command byte into the register. The following table lists command and parameter information for the $\mathbf{8 2 7 3}$ protocol controller. If further information is required by the $\mathbf{8 2 7 3}$ prior to execution of the command, the system software must write this information into the parameter register.

| Command Description | Command [Hex] | Parameter | Results | Result <br> Port | Completion Interrupl |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set One-Bit Delay | A4 | Set Mask | None | - | No |
| Reset One-Bit Delay | 64 | Reset Mask | None | - | No |
| Set Data Transier Mode | 97 | Set Mask | None | - | No |
| Reset Data Transfer Mode | 57 | Reset Mask | None | - | No |
| Set Operating Mode | 91 | Set Mask | None | - | No |
| Reset Operating Mode | 51 | Reset Mask | None | - | No |
| Set Serial I/O Mode | A0 | Set Mask | None | - | No |
| Reset Serial l/O Mode | 60 | Reset Mask | None | - | No |
| General Receive | CO | B0,B1 | $\begin{aligned} & \text { RIC,R0,R1, } \\ & A, C \end{aligned}$ | -RXI/R | Yes |
| Selective Receive | C1 | $\begin{gathered} \mathrm{B} 0, \mathrm{~B} 1, \mathrm{~A} 1, \\ \mathrm{~A} 2 \end{gathered}$ | $\begin{aligned} & \text { RIC,RO,R1, } \\ & A, C \end{aligned}$ | RXI/R | Yes |
| Receive Disable | C5 | None | None | - | No |
| Transmit Frame | C8 | L0,L1, A, C | TIC | TXI/R | Yes |
| Transmit Transparent | C9 | L0,L1 | TIC | TXI/R | Yes |
| Abort Transmit Frame | CC | None | TIC | TXI/R | Yes |
| Abort Transmit Transparent | CD | None | TIC | TXI/R | Yes |
| Read Port A | 22 | None | Port Value | Result | No |
| Read Port B | 23 | None | Port Value | Result | No |
| Set Port B Bit | A3 | Set Mask | None | - | No |
| Reset Port B Bit | 63 | Reset Mask | None | - | No |
| 8273 Command Summary Key |  |  |  |  |  |
| BO - Least significant byte of the receiver buffer length. |  |  |  |  |  |
| B1 - Most significant byte of the receiver buffer length. |  |  |  |  |  |
| LO - Least significant byte of the Tx frame length. |  |  |  |  |  |
| L1 - Most significant byte of the Tx frame length. |  |  |  |  |  |
| A1 - Receive frame address match field one. |  |  |  |  |  |
| A2 - Receive frame address match field two. |  |  |  |  |  |
| A - Address field of received frame. If non-buffered mode is spe result is not provided. |  |  |  |  |  |
| C - Control field of received frame. If non-buffered mode is specified, this result is not provided. |  |  |  |  |  |
| RXI/R - Receive interrupt result register. |  |  |  |  |  |
| TXI/R - Transmit interrupt result register. |  |  |  |  |  |
| 月0 - Least significant byte of the length of the frame recei |  |  |  |  |  |
| R1 - Most significant byte of the length of the frame recei |  |  |  |  |  |
| RIC - Receiver interrupt result code. |  |  |  |  |  |
| TIC - Transmitter interrupt result code. |  |  |  |  |  |

A flowchart of the command phase is shown below. Handshaking of the command and parameter bytes is accomplished by the CBSY and CPBF bits of the status register. A command may not be written if the 8273 is busy (CBSY $=1$ ). The original command will be overwritten if a second command is issued while CBSY $=1$. The flowchart also indicates a parameter buffer full check. The processor must wait until CPBF $=0$ before writing a parameter to the parameter register. Previous parameters are overwritten and lost if a parameter is written while $\mathrm{CPBF}=1$.


8273 SDLC Protocol Controller Command Phase Flowchart

## Execution Phase

During the execution phase, the operation specified by the command phase is performed. If DMA is utilized for data transfers, no processor involvement is required.

For interrupt-driven transfers the $\mathbf{8 2 7 3}$ raises the appropriate INT pin (TxINT or RxINT). When the processor responds to the interrupt, it must determine the cause by examining the status register and the associated IRA (interrupt result available) bit of the status register. If IRA $=0$, the interrupt is a data transfer request. If IRA $=1$, an operation is complete and the associated interrupt result register must be read to determine completion status.

## Result Phase

During the result phase, the $\mathbf{8 2 7 3}$ notifies the processor of the outcome of a command execution. This phase is initiated by either a successful completion or error detection during execution.

Some commands such as reading or writing the $\mathbf{1 / O}$ ports provide immediate results. These results are made available to the processor in the $\mathbf{8 2 7 3}$ result register. Presence of a valid immediate result is indicated by the CRBF (command result buffer full) bit of the status register.

Non-immediate results deal with the transmitter and receiver. These results are provided in the $\mathbf{T x I} / \mathbf{R}$ (transmit interrupt result) or RxI/R (receiver interrupt result) registers, respectively. The 8273 notifies the processor that a result is available with the TxIRA and RxIRA bits of the status register. Results consist of one-byte result interrupt code indicating the condition for the interrupt and, if required, one or more bytes supplying additional information. The "Result Code Summary" table later in this section provides information on the format and decode of the transmitter and receiver results.

The following are typical frame transmit and receive sequences. These examples assume DMA is utilized for data transfer operations.

## Transmit

Before a frame can be transmitted, the DMA controller is supplied, by the communication software, the starting address for the desired information field. The $\mathbf{8 2 7 3}$ is then commanded to transmit a frame (by issuing a transmit frame command).

After a command, but before transmission begins, the $\mathbf{8 2 7 3}$ needs some more information (parameters). Four parameters are required for the transmit frame command; the frame address field byte, the frame control field byte, and two bytes which are the least significant and most significant bytes of the information field byte length. Once all four parameters are loaded, the $\mathbf{8 2 7 3}$ makes RTS (request to send) active and waits for CTS (clear to send) to go active from the modem interface. Once CTS is active, the $\mathbf{8 2 7 3}$ starts the frame transmission. While the $\mathbf{8 2 7 3}$ is transmitting the opening flag, address field, and control field, it starts making transmitter DMA requests. These requests continue at character (byte) boundaries until the pre-loaded number of bytes of information field have been transmitted. At this point, the requests stop, the FCS (frame check sequence) and closing flag are transmitted, and the TxINT line is raised, signaling the processor the frame transmission is complete and the result should be read. Note that after the initial command and parameter loading, no processor intervention was required (since DMA is used for data transfers) until the entire frame was transmitted.

## General Receive

Receiver operation is very similar. Like the initial transmit sequence, the processor's DMA controller is loaded with a starting address for a receive data buffer and the $\mathbf{8 2 7 3}$ is commanded to receive. Unlike the transmitter, there are two different receive commands; a general receive, where all received frames are transferred to memory, and selective receive, where only frames having an address field matching one of two preprogrammed $\mathbf{8 2 7 3}$ address fields are transferred to memory.
(This example covers a general receive operation.) After the receive command, two parameters are required before the receiver becomes active; the least significant and most significant bytes of the receiver buffer length. Once these bytes are loaded, the receiver is active and the processor may return to other tasks. The next frame appearing at the receiver input is transferred to memory using receiver DMA requests. When the closing flag is received, the $\mathbf{8 2 7 3}$ checks the FCS and raises its RxINT line. The processor can then read the results, which indicate if the frame was error-free or not. (If the received frame had been longer than the pre-loaded buffer length, the processor would have been notified of that occurrence earlier with a receiver error interrupt). Like the transmit example, after the initial command, the processor is free for other tasks until a frame is completely received.

## Selective Receive

In selective receive, two parameters (AI and A2) are required in addition to those for general receive. These parameters are two address match bytes. When commanded to selective receive, the $\mathbf{8 2 7 3}$ passes to memory or the processor only those frames having an address field matching either A1 or A2. This command is usually used for secondary stations with A1 designating the secondary address and $\mathbf{A 2}$ being the "all parties" address. If only one match byte is needed, A1 and A2 should be equal. As in general receive, the $\mathbf{8 2 7 3}$ counts the incoming data bytes and interrupts the processor if the received frame is larger than the preset receive buffer length.

## Result Code Summary

|  | Hex Code | Result | Status After Interrupt |
| :--- | :---: | :--- | :--- |
| T | OC | Early Transmit Interrupt | Transmitter Active |
| r | OD | Frame Transmit Complete | Idle or Flags |
| a | OE | DMA Underrun | Abort |
| n | OF | Clear to Send Error | Abort |
| s | 10 | Abort Complete | Idle or Flags |
| m |  |  |  |
| i |  |  |  |
| t |  |  |  |
| R | XO | A1 Match or General Receive | Active |
| e | $\mathrm{X1}$ | A2 Match | Active |
| c | $\mathrm{O3}$ | CRC Error | Active |
| e | 04 | Abort Detected | Active |
| i | O5 | Idle Detected | Disabled |
| v | O6 | EOP Detected | Disabled |
| e | O7 | Frame Less Than 32 Bits | Active |
|  | O8 | DMA Overrun | Disabled |
|  | O9 | Memory Buffer Overflow | Disabled |
|  | OA | Carrier Detect Failure | Disabled |
|  | OB | Receiver Interrupt Overrun | Disabled |

Note: $X$ decodes to number of bits in partial byte received.

The first two codes in the receive result code table result from the error free reception of a frame. Since SDLC allows frames of arbitrary length ( $>32$ bits), the high order bits of the receive result report the number of valid received bits in the last received information field byte. The chart below shows the decode of this receive result bit.

| $\mathbf{X}$ | Bits Received in Last Byte |
| :--- | :--- |
| E | All Eight Bits of Last Byte |
| 0 | Bit0 Only |
| 8 | Bit1-Bit0 |
| 4 | Bit2-Bit0 |
| C | Bit3-BitO |
| 2 | Bit4-BitO |
| A | Bit5-BitO |
| 6 | Bit6-BitO |

## Address and Interrupt Information

The following tables provide address and interrupt information for the SDLC adapter:

| Hex Code | Device | Register Name | Function |
| :---: | :--- | :--- | :--- |
| 380 | 8255 | Port A Data | Internal/External Sensing |
| 381 | 8255 | Port B Data | External Modem Interface |
| 382 | 8255 | Port C Data | Internal Control |
| 383 | 8255 | Mode Set | 8255 Mode Initialization |
| 384 | 8253 | Counter 0 LSB | Square Wave Generator |
| 384 | 8253 | Counter 0 MSB | Square Wave Generator |
| 385 | 8253 | Counter 1 LSB | Inactivity Time-outs |
| 385 | 8253 | Counter 1 MSB | Inactivity Time-outs |
| 386 | 8253 | Counter 2 LSB | Inactivity Time-outs |
| 386 | 8253 | Counter 2 MSB | Inactivity Time-outs |
| 387 | 8253 | Mode Register | 8253 Mode Set |
| 388 | 8273 | Command/Status | Out=Command In=Status |
| 389 | 8273 | Parameter/Result | Out=Parameter In=Status |
| $38 A$ | 8273 | Transmit INT Status | DMA/INT |
| $38 B$ | 8273 | Receive INT Status | DMA/INT |
| $38 C$ | 8273 | Data | DPC (Direct Program Control) |

SDLC Communications Adapter Device Addresses

| Interrupt Level 3 | Transmit/Receive Interrupt |
| :--- | :--- |
| Interrupt Level 4 | Timer 1 Interrupt <br>  <br>  <br>  <br>  <br>  <br>  <br> Timer 2 Interrupt <br> Clear to Send Changed <br> Data Set Ready Changed |
| DMA Level One is used for Transmit and Receive |  |

Interrupt Information

## Interface Information

The SDLC communications adapter conforms to interface signal levels standardized by the Electronics Industries Association RC-232C Standard. These levels are shown in the figure below.

Additional lines used but not standardized by EIA are pins 11, 18, and 25. These lines are designated as select standby, test and test indicate, respectively. Select Standby is used to support the switched network backup facility of a modem providing this option. Test and test indicate support a modem wrap function on modems which are designed for business machine controlled modem wraps. Two jumpers on the adapter (P1 and P2) are used to connect test and test indicate to the interface, if required (see Appendix D for these jumpers).



|  | Signal Name - Description | Pin |  |
| :---: | :---: | :---: | :---: |
| External <br> Device | No Connection | 1 | Synchronous <br> Data Link <br> Control <br> Communications <br> Adapter |
|  | Transmitted Data | 2 |  |
|  | Received Data | 3 |  |
|  | Request to Send | 4 |  |
|  | Clear to Send | 5 |  |
|  | Data Set Ready | 6 |  |
|  | Signal Ground | 7 |  |
|  | Received Line Signal Detector | 8 |  |
|  | No Connection | 9 |  |
|  | No Connection | 10 |  |
|  | Select Standby* | 11 |  |
|  | No Connection | 12 |  |
|  | No Connection | 13 |  |
|  | No Connection | 14 |  |
|  | Transmitter Signal Element Timing | 15 |  |
|  | No Connection | 16 |  |
|  | Receiver Signal Element Timing | 17 |  |
|  | Test (IBM Modems Only)* | 18 |  |
|  | No Connection | 19 |  |
|  | Data Terminal Ready | 20 |  |
|  | No Connection | 21 |  |
|  | Ring Indicator | 22 |  |
|  | Data Signal Rate Selector | 23 |  |
|  | No Connection | 24 |  |
|  | Test Indicate (IBM Modems Only)* | 25 |  |

[^11]Connector Specifications

## Notes:

## IBM Communications Adapter Cable

The IBM Communications Adapter Cable is a ten foot cable for connection of an IBM communications adapter to a modem or other RC-232C DCE (data communications equipment). It is fully shielded and provides a high quality, low noise channel for interface between the communications adapter and DCE.

The connector ends are 25-pin D-shell connectors. All pin connections conform with the EIA RS-232C standard. In addition, connection is provided on pins 11, 18 and 25 . These pins are designated as select standby, test and test indicate, respectively, on some modems. Select standby is used to support the switched network backup facility, if applicable. Test and test indicate support a modem wrap function on modems designed for business machine controlled modem wraps.

The IBM Communications Adapter Cable connects the following pins on the 25 -pin D -shell connectors.


| Communications <br> Adapter Connector <br> Pin \# | Name | Modem <br> Connector <br> Pin \# |
| :--- | :--- | :--- |
| NC | Outer Cable Shield | 1 |
| 2 | Transmitted Data | 2 |
| 3 | Received Data | 3 |
| 4 | Request to Send | 4 |
| 5 | Clear to Send | 5 |
| 6 | Data Set Ready | 6 |
| 7 | Signal Ground Inner Lead Shields) | 7 |
| 8 | Received Line Signal Detector | 8 |
| NC |  | NC |
| NC | Select Standby | NC |
| 11 |  | 11 |
| NC |  | NC |
| NC | Transmitter Signal Element Timing | NC |
| NC | NC | 15 |
| 15 | Receiver Signal Element Timing | NC |
| NC | Test | 17 |
| 17 | Data Terminal Ready | 18 |
| 18 |  | NC |
| NC | Ring Indicator | 20 |
| 20 | Data Signal Rate Selector | NC |
| NC | Test Indicate | 22 |
| 22 |  | 23 |
| 23 |  | $N C$ |
| 25 |  | 25 |
|  |  |  |

## Connector Specifications

## SECTION 2: ROM BIOS AND SYSTEM USAGE

ROM BIOS2-2Keyboard Encoding and Usage ..... 2-11

## ROM BIOS

The basic input/output system (BIOS) resides in ROM on the system board and provides device level control for the major I/O devices in the system. Additional ROM modules may be located on option adapters to provide device level control for that option adapter. BIOS routines enable the assembly language programmer to perform block (disk and diskette) or character-level I/O operations without concern for device address and operating characteristics. System services, such as time-of-day and memory size determination, are provided by the BIOS.

The goal is to provide an operational interface to the system and relieve the programmer of the concern about the characteristics of hardware devices. The BIOS interface insulates the user from the hardware, thus allowing new devices to be added to the system, yet retaining the BIOS level interface to the device. In this manner, user programs become transparent to hardware modifications and enhancements.

The IBM Personal Computer MACRO Assembler manual and the IBM Personal Computer Disk Operating System (DOS) manual provide useful programming information related to this section. A complete listing of the BIOS is given in Appendix A.

## Use of BIOS

Access to BIOS is through the 8088 software interrupts. Each BIOS entry point is available through its own interrupt, which can be found in the " 8088 Software Interrupt Listing."

The software interrupts, hex 10 through hex 1 A , each access a different BIOS routine. For example, to determine the amount of memory available in the system,

INT 12 H
will invoke the BIOS routine for determining memory size and will return the value to the caller.

## 2-2 ROM BIOS

## Parameter Passing

All parameters passed to and from the BIOS routines go through the 8088 registers. The prolog of each BIOS function indicates the registers used on the call and the return. For the memory size example, no parameters are passed. The memory size, in 1 K byte increments, is returned in the AX register.

If a BIOS function has several possible operations, the AH register is used at input to indicate the desired operation. For example, to set the time of day, the following code is required:

| MOV | AH,1 |
| :--- | :--- |
| MOV | CX,HIGH COUNT |
| MOV | DX,LOW COUNT |
| INT | 1 AH | ;function is to set time of day. ;establish the current time.

:set the time.
To read the time of day:

| MOV | $\mathrm{AH}, 0$ |
| :--- | :--- |
| INT | 1 AH |

;function is to read time of day.
;read the timer.

Generally, the BIOS routines save all registers except for AX and the flags. Other registers are modified on return only if they are returning a value to the caller. The exact register usage can be seen in the prolog of each BIOS function.

| Address (Hex) | Interrupt <br> Number | Name | BIOS Entry |
| :---: | :---: | :---: | :---: |
| 0-3 | 0 | Divide by Zero | D11 |
| 4-7 | 1 | Single Step | D11 |
| 8-B | 2 | Nonmaskable | NMI_INT |
| C-F | 3 | Breakpoint | D11 |
| 10-13 | 4 | Overflow | D11 |
| 14-17 | 5 | Print Screen | PRINT_SCREEN |
| 18-1B | 6 | Reserved | D11 |
| 1D-1F | 7 | Reserved | D11 |
| 20-23 | 8 | Time of Day | TIMER_INT |
| 24-27 | 9 | Keyboard | KB_INT |
| 28-2B | A | Reserved | D11 |
| 2C-2F | B | Communications | D11 |
| 30-33 | C | Communications | D11 |
| 34-37 | D | Disk | 011 |
| 38-3B | E | Diskette | DISK_INT |
| 3C-3F | F | Printer | D11 |
| 40-43 | 10 | Video | VIDEO_IO |
| 44-47 | 11 | Equipment Check | EQUIPMENT |
| 48-4B | 12 | Memory | MEMORY_SIZE_DETERMINE |
| 4C-4F | 13 | Diskette/Disk | DISKETTE_IO |
| 50-53 | 14 | Communications | RS232_10 |
| 54-57 | 15 | Cassette | CASSETTE_IO |
| 58-5B | 16 | Keyboard | KEYBOARD_IO |
| 5C-5F | 17 | Printer | PRINTER_IO |
| 60-63 | 18 | Resident BASIC | F600:0000 |
| 64-67 | 19 | Bootstrap | BOOT_STRAP |
| 68-6B | 1A | Time of Day | TIME_OF_DAY |
| 6C-6F | 1B | Keyboard Break | DUMMY_RETURN |
| 70-73 | 1 C | Timer Tick | DUMMY_RETURN |
| 74-77 | 1 D | Video Initialization | VIDEO_PARMS |
| 78-7B | 1E | Diskette Parameters | DISK_BASE |
| 7C-7F | 1F | Video Graphics Chars | 0 |

## 8088 Software Interrupt Listing

## Vectors with Special Meanings

## Interrupt Hex 1B - Keyboard Break Address

This vector points to the code to be exercised when the Ctrl and Break keys are pressed on the keyboard. The vector is invoked while responding to the keyboard intermpt, and control should be returned through an IRET instruction. The power-on routines initialize this vector to point to an IRET instruction, so that nothing will occur when the Ctrl and Break keys are pressed unless the application program sets a different value.

Control may be retained by this routine, with the following problems. The Break may have occurred during interrupt processing, so that one or more End of Interrupt commands must be sent to the 8259 controller. Also, all I/O devices should be reset in case an operation was underway at that time.

## Interrupt Hex 1C - Timer Tick

This vector points to the code to be executed on every systemclock tick. This vector is invoked while responding to the timer intermpt, and control should be returned through an IRET instruction. The power-on routines initialize this vector to point to an IRET instruction, so that nothing will occur unless the application modifies the pointer. It is the responsibility of the application to save and restore all registers that will be modified.

## Interrupt Hex 1D - Video Parameters

This vector points to a data region containing the parameters required for the initialization of the 6845 on the video card. Note that there are four separate tables, and all four must be reproduced if all modes of operation are to be supported. The power-on routines initialize this vector to point to the parameters contained in the ROM video routines.

## Interrupt Hex 1E - Diskette Parameters

This vector points to a data region containing the parameters required for the diskette drive. The power-on routines initialize the vector to point to the parameters contained in the ROM diskette routine. These default parameters represent the specified values for any IBM drives attached to the machine. Changing this parameter block may be necessary to reflect the specifications of the other drives attached.

## Interrupt Hex 1F - Graphics Character Extensions

When operating in the graphics modes of the IBM Color/Graphics Monitor Adapter ( 320 by 200 or 640 by 200), the read/write character interface will form the character from the ASCII code point, using a set of dot patterns. The dot patterns for the first 128 code points are contained in ROM. To access the second 128 code points, this vector must be established to point at a table of up to 1 K bytes, where each code point is represented by eight bytes of graphic information. At power-on, this vector is initialized to 000:0, and it is the responsibility of the user to change this vector if the additional code points are required.

## Interrupt Hex 40 - Reserved

When an IBM Fixed Disk Drive Adapter is installed, the BIOS routines use interrupt hex 40 to revector the diskette pointer.

## Interrupt Hex 41 - Fixed Disk Parameters

This vector points to a data region containing the parameters required for the fixed disk drive. The power-on routines initialize the vector to point to the parameters contained in the ROM disk routine. These default parameters represent the specified values for any IBM Fixed Disk Drives attached to the machine. Changing this parameter block may be necessary to reflect the specifications of the other fixed disk drives attached.

## Other Read/Write Memory Usage

The IBM BIOS routines use $\mathbf{2 5 6}$ bytes of memory starting at absolute hex $\mathbf{4 0 0}$ to hex 4FF. Locations hex $\mathbf{4 0 0}$ to $\mathbf{4 0 7}$ contain the base addresses of any RS-232C cards attached to the system. Locations hex $\mathbf{4 0 8}$ to $\mathbf{4 0 F}$ contain the base addresses of the printer adapter.

Memory locations hex $\mathbf{3 0 0}$ to $\mathbf{3 F F}$ are used as a stack area during the power-on initialization, and bootstrap, when control is passed to it from power-on. If the user desires the stack in a different area, the area must be set by the application.

| Address <br> (Hex) | Interrupt <br> (Hex) | Function |
| :--- | :---: | :--- |
| $80-83$ | 20 | DOS Program Terminate |
| $84-87$ | 21 | DOS Function Call |
| $88-88$ | 22 | DOS Terminate Address |
| $8 \mathrm{C}-8 \mathrm{~F}$ | 23 | DOS Ctrl Break Exit Address |
| $90-93$ | 24 | DOS Fatal Error Vector |
| $94-97$ | 25 | DOS Absolute Disk Read |
| $98-9 \mathrm{~B}$ | 26 | DOS Absolute Disk Write |
| $9 \mathrm{C}-9 \mathrm{~F}$ | 27 | DOS Terminate, Fix In Storage |
| AO-FF | $28-3 \mathrm{~F}$ | Reserved for DOS |
| $100-17 \mathrm{~F}$ | $40-5 \mathrm{~F}$ | Reserved |
| $180-19 \mathrm{~F}$ | $60-67$ | Reserved for User Software Interrupts |
| 1 AO-1F | $68-7 \mathrm{~F}$ | Not Used |
| $200-217$ | $80-85$ | Reserved by BASIC |
| $218-3 C 3$ | $86-$ FO | Used by BASIC Interpreter while BASIC is |
|  |  | running |
| 3C4-3FF | F1-FF | Not Used |

BASIC and DOS Reserved Interrupts

| Address (Hex) | Mode | Function |
| :---: | :---: | :---: |
| 400-48F | ROM BIOS | See BIOS Listing |
| 490-4EF |  | Reserved |
| 4FO-4FF |  | Reserved as Intra-Application |
|  |  | Communication Area for any application |
| 500-5FF |  | Reserved for DOS and BASIC |
| 500 | DOS | Print Screen Status Flag Store |
|  |  | O-Print Screen Not Active or Successful |
|  |  | Print Screen Operation |
|  |  | 1-Print Screen In Progress |
|  |  | 255-Error Encountered during Print Screen Operation |
| 504 | DOS | Single Drive Mode Status Byte |
| 510-511 | BASIC | BASIC's Segment Address Store |
| 512-515 | BASIC | Clock Interrupt Vector Segment: Offset Store |
| 516-519 | BASIC | Break Key Interrupt Vector Segment: Offset Store |
| 51A-51D | BASIC | Disk Error Interrupt Vector Segment: Offset Store |

## Reserved Memory Locations

If you do DEF SEG (Default workspace segment):


## BASIC Workspace Variables

Starting Address in Hex

| 00000 | BIOS <br> Interrupt <br> Vectors |
| :--- | :--- |
| 00080 | Available <br> Interrupt <br> Vectors |
| 00400 | BIOS <br> Data <br> Area |
| $\mathbf{0 0 5 0 0}$ | User <br> Read/Write <br> Memory |
| C8000 | Disk <br> Adapter |
| $\mathbf{F O 0 0 0}$ | Read <br> Only <br> Memory |
| FEOOO | BIOS <br> Program <br> Area |

BIOS Memory Map

## BIOS Programming Hints

The BIOS code is invoked through software interrupts. The programmer should not "hard code" BIOS addresses into applications. The internal workings and absolute addresses within BIOS are subject to change without notice.

If an error is reported by the disk or diskette code, you should reset the drive adapter and retry the operation. A specified number of retries should be required on diskette reads to ensure the problem is not due to motor start-up.

When altering I/O port bit values, the programmer should change only those bits which are necessary to the current task. Upon completion, the programmer should restore the original environment. Failure to adhere to this practice may be incompatible with present and future applications.

## Adapter Cards with System-Accessible ROM Modules

The ROM BIOS provides a facility to integrate adapter cards with on board ROM code into the system. During the POST, interrupt vectors are established for the BIOS calls. After the default vectors are in place, a scan for additional ROM modules takes place. At this point, a ROM routine on the adapter card may gain control. The routine may establish or intercept interrupt vectors to hook themselves into the system.

The absolute addresses hex C8000 through hex F4000 are scanned in 2 K blocks in search of a valid adapter card ROM. A valid ROM is defined as follows:
Byte 0: Hex 55

Byte 1: Hex AA
Byte 2: A length indicator representing the number of 512 byte blocks in the ROM (length/512).
A checksum is also done to test the integrity of the ROM module. Each byte in the defined ROM is summed modulo hex 100 . This sum must be 0 for the module to be deemed valid.

When the POST identifies a valid ROM, it does a far call to byte $\mathbf{3}$ of the ROM (which should be executable code). The adapter card may now perform its power-on initialization tasks. The feature ROM should return control to the BIOS routines by executing a far return.

## Keyboard Encoding and Usage

## Encoding

The keyboard routine provided by IBM in the ROM BIOS is responsible for converting the keyboard scan codes into what will be termed "Extended ASCII."

Extended ASCII encompasses one-byte character codes with possible values of 0 to 255 , an extended code for certain extended keyboard functions, and functions handled within the keyboard routine or through interrupts.

## Character Codes

The following character codes are passed through the BIOS keyboard routine to the system or application program. A " -1 " means the combination is suppressed in the keyboard routine. The codes are returned in AL. See Appendix C for the exact codes. Also, see "Keyboard Scan Code Diagram" in Section 1.

| Key <br> Number | Base Case | Upper Case | Ctrl | Alt |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Esc | Esc | Esc | -1 |
| 2 | 1 | $!$ | -1 | Note 1 |
| 3 | 2 | @ | Nul (000) Note 1 | Note 1 |
| 4 | 3 | \# | -1 | Note 1 |
| 5 | 4 | s | -1 | Note 1 |
| 6 | 5 | \% | -1 | Note 1 |
| 7 | 6 | $\wedge$ | RS(030) | Note 1 |
| 8 | 7 | \& | -1 | Note 1 |
| 9 | 8 | * | -1 | Note 1 |
| 10 | 9 | , | -1 | Note 1 |
| 11 | 0 | 1 | -1 | Note 1 |
| 12 | - | - | US(031) | Note 1 |
| 13 | = | + | -1 | Note 1 |
| 14 | Backspace (008) | Backspace (008) | Del (127) | -1 |
| 15 | $\longrightarrow(009)$ | $1-$ (Note 1) | -1 | -1 |
| 16 | q | 0 | DC1 (017) | Note 1 |
| 17 | w | w | ETB (023) | Note 1 |


| Key Number | Base Case | Upper Case | Ctrl | Alt |
| :---: | :---: | :---: | :---: | :---: |
| 18 | e | E | ENQ (005) | Note 1 |
| 19 | 「 | R | DC2 (018) | Note 1 |
| 20 | t | T | DC4 (020) | Note 1 |
| 21 | $y$ | Y | EM (025) | Note 1 |
| 22 | $u$ | U | NAK (021) | Note 1 |
| 23 | $i$ | 1 | HT (009) | Note 1 |
| 24 | - | 0 | SI (015) | Note 1 |
| 25 | p | P | DLE (016) | Note 1 |
| 26 | [ | , | Esc (027) | -1 |
| 27 | ] | \} | GS (029 | -1 |
| 28 | CR | CR | LF (010) | -1 |
| 29 Ctrl | -1 | -1 | -1 | -1 |
| 30 | a | A | SOH (001) | Note 1 |
| 31 | s | S | DC3 (019) | Note 1 |
| 32 | d | D | EOT (004) | Note 1 |
| 33 | f | F | ACK (006) | Note 1 |
| 34 | 9 | G | BEL (007) | Note 1 |
| 35 | h | H | BS (008) | Note 1 |
| 36 | j | $J$ | LF (010) | Note 1 |
| 37 | k | K | VT (011) | Note 1 |
| 38 | 1 | L | FF (012) | Note 1 |
| 39 | ; | : | - 1 | -1 |
| 40 | , | " | -1 | -1 |
| 41 | , | ~ | -1 | -1 |
| 42 Shift | -1 | -1 | -1 | -1 |
| 43 | 1 | 1 | FS (028) | -1 |
| 44 | $z$ | z | SUB (026) | Note 1 |
| 45 | x | X | CAN (024) | Note 1 |
| 46 | c | C | ETX (003) | Note 1 |
| 47 | $v$ | V | SYN (022) | Note 1 |
| 48 | b | B | STX (002) | Note 1 |
| 49 | n | N | SO (014) | Note 1 |
| 50 | m | M | CR (013) | Note 1 |
| 51 |  | $<$ | -1 | -1 |
| 52 |  | > | -1 | -1 |
| 53 | 1 | ? | -1 | -1 |
| 54 Shift | -1 | -1 | -1 | -1 |
| 55 | * | (Note 2) | (Note 1) | -1 |
| 56 Alt | -1 | -1 | -1 | -1 |
| 57 | SP | SP | SP | SP |
| 58 | -1 | -1 | -1 | -1 |
| Caps Lock |  |  |  |  |
| 59 | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) |
| 60 | Nul (Note 1) | Nul (Nate 1) | Nul (Note 1) | Nul (Note 1) |
| 61 | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) |
| 62 | Nul (Note 1) | Nul (Note 1) | Nul (Nate 1) | Nul (Note 1) |
| 63 | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) |
| 64 | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) |

Character Codes (Part 2 of 3)

2-12 Keyboard Encoding

| Key <br> Number | Base Case | Upper Case | Ctrl | Alt |
| :--- | :---: | :---: | :---: | :---: |
| 65 | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) |
| 66 | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) |
| 67 | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) |
| 68 | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) | Nul (Note 1) |
| 69 Num Lock | -1 | -1 | Pause (Note 2) | -1 |
| 70 | -1 | -1 | Break (Note 2) | -1 |
| Scroll Lock | Notes: 1. Refer to "Extended Codes" in this section. |  |  |  |
| 2. Refer to "Special Handling" in this section. |  |  |  |  |

## Character Codes (Part 3 of 3)

Keys 71 to 83 have meaning only in base case, in Num Lock (or shifted) states, or in Ctrl state. It should be noted that the shift key temporarily reverses the current Num Lock state.

| Key <br> Number | Num Lock | Base Case | Alt | Ctrl |
| :---: | :---: | :---: | :---: | :---: |
| 71 | 7 | Home (Note 1) | -1 | Clear Screen |
| 72 | 8 | 4 (Note 1) | -1 | -1 |
| 73 | 9 | Page Up (Note 1) | -1 | Top of Text and Home |
| 74 | - |  | -1 | -1 |
| 75 | 4 | $\checkmark$ - Note 1) | -1 | Reverse Word (Note 1) |
| 76 | 5 | -1 | -1 | -1 |
| 77 | 6 | $\longrightarrow$ (Note 1) | -1 | Advance Word (Note 1) |
| 78 | + | + | -1 | -1 |
| 79 | 1 | End (Note 1) | -1 | Erase to EOL (Note 1) |
| 80 | 2 | $\downarrow$ (Note 1) | -1 | -1 |
| 81 | 3 | Page Down (Note 1) | -1 | Erase to EOS (Note 1) |
| 82 | 0 | Ins | -1 | -1 |
| 83 |  | Del (Notes 1,2) | Note 2 | Note 2 |
| Notes: 1. Refer to "Extended Codes" in this section. <br> 2. Refer to "Special Handling" in this section. |  |  |  |  |

## Extended Codes

## Extended Functions

For certain functions that cannot be represented in the standard ASCII code, an extended code is used. A character code of 000 ( Nul ) is returned in AL. This indicates that the system or application program should examine a second code that will indicate the actual function. Usually, but not always, this second code is the scan code of the primary key that was pressed. This code is returned in AH.

| Second Code | Function |
| :---: | :---: |
| 3 | Nul Character |
| 15 |  |
| 16-25 | Alt Q, W, E, R, T, Y, U, I, O, P |
| 30-38 | Alt A, S, D, F, G, H, J, K, L |
| 44-50 | Alt Z, X, C, V, B, N, M |
| 59-68 | F1 to F10 Function Keys Base Case |
| 71 | Home |
| 72 | , |
| 73 | Page Up and Home Cursor |
| 75 | - |
| 77 | $\rightarrow$ |
| 79 | End |
| 80 | $\downarrow$ |
| 81 | Page Down and Home Cursor |
| 82 | Ins (Insert) |
| 83 | Del (Delete) |
| 84-93 | F11 to F20 (Upper Case F1 to F10) |
| 94-103 | F21 to F30 (Ctrl F1 to F10) |
| 104-113 | F31 to F40 (Alt F1 to F10) |
| 114 | Ctrl PrtSc (Start/Stop Echo to Printer) |
| 115 | Ctrl -(Reverse Word) |
| 116 | $\mathrm{Ctrl} \longrightarrow$ (Advance Word) |
| 117 | Cirl End[Erase to End of Line (EOL)] |
| 118 | Ctrl PgDn [Erase to End of Screen (EOS)] |
| 119 | Ctrl Home (Clear Screen and Home) |
| 120-131 | Alt 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, -, = (Keys 2-13) |
| 132 | Ctrl PgUp (Top 25 Lines of Text and Home Cursor) |

[^12]
## Shift States

Most shift states are handled within the keyboard routine, transparent to the system or application program. In any case, the current set of active shift states are available by calling an entry point in the ROM keyboard routine. The following keys result in altered shift states:

## Shift

This key temporarily shifts keys 2-13, 15-27, 30-41, 43-53, 55, and 59-68 to upper case (base case if in Caps Lock state). Also, the Shift key temporarily reverses the Num Lock or non-Num-Lock state of keys 71-73, 75, 77, and 79-83.

## Ctrl

This key temporarily shifts keys $3,7,12,14,16-28,30-38,43-50$, 55, 59-71, 73, 75, 77, 79, and 81 to the Ctrl state. Also, the Ctrl key is used with the Alt and Del keys to cause the "system reset" function, with the Scroll Lock key to cause the "break" function, and with the Num Lock key to cause the "pause" function. The system reset, break, and pause functions are described in "Special Handling" on the following pages.

## Alt

This key temporarily shifts keys 2-13, 16-25, 30-38, 44-50, and $59-68$ to the Alt state. Also, the Alt key is used with the Ctrl and Del keys to cause the 'system reset" function described in "Special Handling" on the following pages.

The Alt key has another use. This key allows the user to enter any character code from 0 to 255 into the system from the keyboard. The user holds down the Alt key and types the decimal value of the characters desired using the numeric keypad (keys 71-73, 75-77, and 79-82). The Alt key is then released. If more than three digits are typed, a modulo- 256 result is created. These three digits are interpreted as a character code and are transmitted through the keyboard routine to the system or application program. Alt is handled internal to the keyboard routine.

## Caps Lock

This key shifts keys $16-25,30-38$, and $44-50$ to upper case. A second depression of the Caps Lock key reverses the action. Caps Lock is handled internal to the keyboard routine.

## Scroll Lock

This key is interpreted by appropriate application programs as indicating use of the cursor-control keys should cause windowing over the text rather than cursor movement. A second depression of the Scroll Lock key reverses the action. The keyboard routine simply records the current shift state of the Scroll Lock key. It is the responsibility of the system or application program to perform the function.

## Shift Key Priorities and Combinations

If combinations of the Alt, Ctrl, and Shift keys are pressed and only one is valid, the precedence is as follows: the Alt key is first, the Ctrl key is second, and the Shift key is third. The only valid combination is Alt and Ctrl, which is used in the "system reset" function.

## Special Handling

## System Reset

The combination of the Alt, Ctrl, and Del keys will result in the keyboard routine initiating the equivalent of a "system reset" or "reboot." System reset is handled internal to the keyboard.

## Break

The combination of the Ctrl and Break keys will result in the keyboard routine signaling interrupt hex 1 A . Also, the extended characters $(\mathrm{AL}=$ hex $00, \mathrm{AH}=$ hex 00$)$ will be returned.

## Pause

The combination of the Ctrl and Num Lock keys will cause the keyboard interrupt routine to loop, waiting for any key except the Num Lock key to be pressed. This provides a system- or application-transparent method of temporarily suspending list, print, and so on, and then resuming the operation. The "unpause" key is thrown away. Pause is handled internal to the keyboard routine.

## Print Screen

The combination of the Shift and PrtSc (key 55) keys will result in an interrupt invoking the print screen routine. This routine works in the alphanumeric or graphics mode, with unrecognizable characters printing as blanks.

## Other Characteristics

The keyboard routine does its own buffering. The keyboard buffer is large enough to support a fast typist. However, if a key is entered when the buffer is full, the key will be ignored and the "bell" will be sounded.

Also, the keyboard routine suppresses the typematic action of the following keys: Ctrl, Shift, Alt, Num Lock, Scroll Lock, Caps Lock, and Ins.

## Keyboard Usage

This section is intended to outline a set of guidelines of key usage when performing commonly used functions.

| Function | Key(s) | Comment |
| :---: | :---: | :---: |
| Home Cursor | Home | Editors; word processors |
| Return to outermost menu | Home | Menu driven applications |
| Move cursor up | 1 | Full screen editor, word processor |
| Page up, scroll backwards 25 lines and home | Pg up | Editors; word processors |
| Move cursor left | -Key 75 | Text, command entry |
| Move cursor right | $\rightarrow$ | Text, command entry |
| Scroll to end of text <br> Place cursor at end of line | End | Editors; word processors |
| Move cursor down | $\downarrow$ | Full screen editor, word processor |
| Page down, scroll forward 25 lines and home | Pg Dn | Editors; word processors |
| Start/Stop insert text at cursor, shift text right in buffer | Ins | Text, command entry |
| Delete character at cursor | Del | Text, command entry |
| Destructive backspace | -Key 14 | Text, command entry |
| Tab forward | $\rightarrow$ | Text entry |
| Tab reverse | 1 | Text entry |
| Clear screen and home | Ctrl Home | Command entry |
| Scroll up | 4 | In scroll lock mode |
| Scroll down | $\downarrow$ | In scroll lock mode |
| Scroll left | $\leftarrow$ | In scroll lock mode |
| Scroll right | $\rightarrow$ | In scroll lock mode |
| Delete from cursor to EOL | Ctrl End | Text, command entry |
| Exit/Escape | Esc | Editor, 1 level of menu, and so on |
| Start/Stop Echo screen to printer | Ctrl PrtSc (Key 55) | Any time |
| Delete from cursor to EOS | Ctrl PgDn | Text, command entry |
| Advance word | $\mathrm{Ctrl} \rightarrow$ | Text entry |
| Reverse word | $\mathrm{Ctrl}-$ | Text entry |
| Window Right | $\mathrm{Ctrl} \rightarrow$ | When text is too wide to fit screen |
| Window Left | Ctrl $\leftarrow$ | When text is too wide to fit screen |
| Enter insert mode | Ins | Line editor |

## Keyboard - Commonly Used Functions (Part 1 of 2)

## 2-18 Keyboard Encoding

| Function | Key(s) | Comment |
| :--- | :---: | :--- |
| Exit insert mode | Ins | Line editor |
| Cancel current line | Esc | Command entry, text entry |
| Suspend system (pause) | Ctrl <br> Num Lock | Stop list, stop program, and so on <br> Resumes on any key |
| Break interrupt | Ctrl Break | Interrupt current process |
| System reset | Alt Ctrl <br> Del | Reboot |
| Top of document and home <br> cursor | Ctrl PgUp | Editors, word processors |
| Standard function keys | F1-F10 | Primary function keys |
| Secondary function keys | Shift F1-F10 <br> Ctrl F1-F10 <br> Alt F1-F10 | Extra function keys if 10 are not <br> sufficient |
| Extra function keys | Alt Keys <br> $2-13$ <br> $(1-9,0,-,=)$ | Used when templates are put <br> along top of keyboard |
| Extra function keys | Alt A-Z | Used when function starts with <br> same letter as one of the alpha <br> keys |

Keyboard - Commonly Used Functions (Part 2 of 2)

| Function | Key |
| :---: | :---: |
| Carriage return | - لـ |
| Line feed | Ctrl - |
| Bell | Ctrl G |
| Home | Home |
| Cursor up | 1 |
| Cursor down | , |
| Cursor left | - |
| Cursor right | $\rightarrow$ |
| Advance one word | $\mathrm{Ctrl} \rightarrow$ |
| Reverse one word | $\mathrm{Ctrl}-$ |
| Insert | Ins |
| Delete | Del |
| Clear screen | Ctrl Home |
| Freeze output | Ctrl Num Lock |
| Tab advance | $\rightarrow 1$ |
| Stop execution (break) | Ctrl Break |
| Delete current line | Esc |
| Delete to end of line | Ctrl End |
| Position cursor to end of line | End |

## DOS Special Functions

| Function | Key |
| :--- | :--- |
| Suspend | Ctrl Num Lock |
| Echo to printer | Ctrl PrtSc |
| Stop echo to printer | (Key 55 any case) |
|  | Ctrl PrtSc |
| Exit current function (break) | (Key 55 any case) |
|  | Ctrl |
| Backspace | Break |
| Line feed | Ctrl Key 14 |
| Cancel line | Esc |
| Copy character | F1 or $\rightarrow$ |
| Copy until match | F2 |
| Copy remaining | F3 |
| Skip character | Del |
| Skip until match | F4 |
| Enter insert mode | Ins |
| Exit insert mode | Ins |
| Make new line the template | F5 |
| String separator in REPLACE | F6 |
| End of file in keyboard input | F6 |

BASIC Screen Editor Special Functions

## APPENDIX A: ROM BIOS LISTINGS

LinePageNumber
System ROM BIOS
Equates ..... A-2 ..... 12
8088 Interrupt Locations ..... A-2 ..... 35
Stack ..... A-2 ..... 67
Data Areas ..... A-2 ..... 76
Power-On Self-Test ..... A-5 ..... 239
Boot Strap Loader ..... A-20 ..... 1408
I/O Support
Asynchronous Communications(RS-232C)A-211461
Keyboard ..... A-24 ..... 1706
Diskette ..... A-34 ..... 2303
Printer ..... A-44 ..... 3078
Display A-46 ..... 3203
System Configuration Analysis
Memory Size Determination ..... A-71 ..... 5052
Equipment Determination ..... A-71 ..... 5083
Graphics Character Generator ..... A-77 ..... 5496
Time of Day ..... A-79 ..... 5630
Print Screen ..... A-81 ..... 5821
Fixed Disk ROM BIOS
Fixed Disk I/O Interface ..... A-84 ..... 1
Boot Strap Loader A-89 ..... 399


A-2 System BIOS



A-4 System BIOS


| E045 | 8AC7 | 287 |  | nov | AL, BH |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $E 047$ | EE | 288 |  | OUT | DX,AL |  |
| E048 | 4A | 289 |  | Dec | DX | 1 POINT DX AT AOLR. 60 (KB DATA) |
| 5049 |  | 290 | TST1: |  |  |  |
| E049 | E420 | 291 |  | IN | alisitato | \| GET IRR REG |
| E04B | 22C4 | 292 |  | AND | AL,AM | / kb request pembing? |
| E04D | 74FA | 293 |  | Jz | TST: | \% LDop till data present |
| E04F | EC | 294 |  | ${ }^{\text {IN }}$ | AL, DX | - Get data |
| E050 | A | 295 |  | stose |  | ; Store it |
| E051 | 42 | 29 |  | IMC | DX | ; POINT DX BAck at port b (61) |
| E052 | E2EE | 297 |  | LOOP | TST | f loop till all bytes reao |
|  |  | 298 |  |  |  |  |
| $E 054$ | EA00050000 | 299 |  | JMP | MFG_TEST_RTN | far jump to cook that mas just loaded |
|  |  | 300 |  |  |  |  |
|  |  | 301 |  |  |  |  |
|  |  | 302 | ;- | ----- | -------- |  |
|  |  | 303 | 1 | 8088 PROCESSOR TEST |  | : |
|  |  | 304 | ; descriptiow |  |  | ; |
|  |  | 305 | ; | VERIFY | bose flags, registers | : |
|  |  | 306 | 1 | AND CONDITIONAL JUMPS |  | : |
|  |  | 307 |  |  | --------------------- | - |
|  |  | 308 |  | ASSUME | CS:CCOE, DS: $\mathrm{NOTHING}, \mathrm{ES:NATHING}, \mathrm{SS:} \mathrm{NOTHING}$ |  |
| E058 |  | 309 |  | Ofs | 0E05B |  |
| E058 |  | 310 | RESET | label | far |  |
| E058 | Fa | 311 | START: | CLI |  | - disable interrupis |
| E05C | 8405 | 312 |  | Mov | AH, ODS | ; Set sf, cf, zf, and af flags on |
| E05E | 9 E | 313 |  | SAHF |  |  |
| E03F | 734 C | 314 |  | JHC | ERROI | ; 50 TO ERR ROUTINE IF CF NOT SET |
| E061 | 754A | 315 |  | JNZ | ERROL | ; 60 TO ERR ROUTINE YF $2 F$ Not SET |
| E063 | $7 \mathrm{B48}$ | 316 |  | JNP | ERR01 | ; go to err routine if pf not set |
| E065 | 7946 | 317 |  | Jns | ERROI | ; 60 to err routine if sf not set |
| 5067 | 9 F | 318 |  | latr |  | ; load flag image to ah |
| ED6 ${ }^{\text {c }}$ | B105 | 319 |  | mov | CL, 5 | ; lond ent reg mith shift CNT |
| E06A | D2EC | 320 |  | SHR | AH, Cl | ; Shift af into caray bit pos |
| EOSC | 733F | 321 |  | Jac | ERROI | ; GO TO ERR ROUTINE IF AF NOT SET |
| E06E | B040 | 322 |  | nov | AL, 4 OH | ; set the of flag on |
| E070 | doEO | 323 |  | SHL | At, 1 | 1 SETUP FOR TESTING |
| 5072 | 7139 | 324 |  | Jno | ERROI | ; go to err routine if of not set |
| E074 | 32 E 4 | 325 |  | XOR | AH, AH | ; SET AH $=0$ |
| E076 | 9 E | 326 |  | SAHF |  | ( Clear sf, cF, zf, and pf |
| 6077 | 7634 | 327 |  | JBE | ERROL | ; GO to err routine if cf on |
|  |  | 328 |  |  |  | ; GO TO ERR ROUTINE IF ZFON |
| 10079 | 7832 | 329 |  | 15 | ERRO1 | ; GO to err routine if SF On |
| E078 | 7A30 | 330 |  | JP | ERRO1 | ; GO TO ERR ROUTINE IF PF ON |
| E07D | 9 | 331 |  | LahF |  | - load flag image to ah |
| E07E | B205 | 332 |  | HOY | CL, 5 | I Lodd CNT Reg with shift crit |
| E080 | D2EC | 333 |  | SHR | AH.CL | ; Shift af' into carry bit pos |
| E082 | 7229 | 334 |  | $\pm C$ | ERRO1 | ; 60 to err routine if ow |
| E084 | DOE4 | 335 |  | SHL | AH, 1 | I check that of, is clear |
| E036 | 7025 | 336 |  | Jo | ERRO1 | 150 TO ERR ROUTINE IF ON |
|  |  | 337 |  |  |  |  |
|  |  | 338 | ;----- | READMR | ite the bobs gemeral and | SEgmentation registers |
|  |  | 339 | ; | WITH ALL ONE'S MND zerces's. |  |  |
|  |  | 340 |  |  |  |  |  |
| E088 | B8FFFF | 341 |  | Hov | AX, OFFFFH | I setup one's pattern in ax |
| E088 | F9 | 342 |  | STE |  |  |
| E08C | aEDs | 343 | ca: | mov | DS,AX | ; mpite phttern to all regs |
| EDEE | OCD8 | 344 |  | HOV | BX,03 |  |
| 1090 | eec 3 | 345 |  | HOV | Es, $\mathrm{BX}^{\text {d }}$ |  |
| c092 | 8 CCl | 346 |  | MOV | cx.es |  |
| E094 | 8 EDL | 347 |  | mov | S5, Cx |  |
| E096 | BCD2 | 348 |  | Hov | DX, 55 |  |
| E098 | 88 E 2 | 349 |  | mov | SP, DX |  |
| E09A | 8BEC | 350 |  | Mov | BP, SP |  |
| EOSC | 88 F 5 | 351 |  | MOY | 51, BP |  |
| E09E | 88FE | 352 |  | MOV | DI, SI |  |
| E0a | 7307 | 353 |  | JMC | C9 | ; tista |
| edar | 3387 | 354 |  | XOR | AX, DI | - pattern make it thru all regs |
| E0A4 | 7507 | 355 |  | JHZ | ERrol | - MO- GO to err routine |
| E0A6 | F8 | 356 |  | CLC |  |  |
| E0A7 | Ebes | 357 |  | JMP | CB |  |
| E049 |  | 358 | c9: |  |  | - tstia |
| E049 | cec 7 | 359 |  | OR | AX,DI | , zero pattern hake it thru? |
| eoab | 7401 | 360 |  | Jz | c10 | 1 YES - 60 TO NEXT TEST |
| E040 | F4 | 361 | ERROL: | HLT |  | ; HALT SYSTEM |
|  |  | 362 | b---- | ------ | -------------------- |  |
|  |  | 363 | ; | ROS CME | ecksum test I |  |

A-6 System BIOS


| LOC OBJ | LINE | SOURCE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Elas erfe | 442 |  | LOOP | C14 | ; TIMER_LOOP |
| E100 F4 | 442 |  | HLT |  | ; halt system |
|  | 443 |  |  |  |  |
|  | 444 | ;----- indtialize timer 1 to refresh memory |  |  |  |
|  | 445 |  |  |  |  |
| El0E B003 | 446 | C15: | mov | AL, ${ }^{3} \mathrm{HH}$ | - <><><>>><res<r<rereseres |
| E110 E660 | 447 |  | OUT | PORT_A,AL | ; <><><>CHECKPOINT 3<><><> |
|  | 448 |  |  |  | 1 Wrap_dMareg |
| E112 E600 | 449 |  | OUT | DMA + ODH, AL | - gemd master clear to oma |
|  | 450 |  |  |  |  |
|  | 451 | B----- meap dM |  | CHANWELS AdDress and cour | ant registers |
|  | 452 |  |  |  |
| E114 Boff | 453 |  | MOV |  | AL, OFFH | ; haite pattern ff yo all regs |
| E116 OAD 0 | 454 | C16: | mov | BL,AL | ; save pattern for compare |
| E118 bafb | 455 |  | mov | EH,AL |  |
| El1A B90800 | 456 |  | mov | cx, 8 | 1 SETUP LDOP CNT |
| E110 badodo | 457 |  | nov | Dx.oma | ; SETUP I/O PORT ADOR DF REG |
| E120 EE | 458 | c17: | OUT | DX,AL | ; WRITE PATTERN TO REG, LSE |
| $E 12150$ | 459 |  | PUSH | ${ }_{4 \times}$ | ; SATISIFY 8237 I/O TIMINGS |
| E122 EE | 460 |  | OUT | OX,AL | ; MSB OF 16 bit reg |
| E123 B001 | 461 |  | MOY | AL, OLH | ; al to amother pat eefore ro |
| E125 EC | 462 |  | In | AL, DX | 1 READ 16-bIT OMA CH REG, LSE |
| E126 OAED | 463 |  | mov | Ah, al | ; Save lse of 16-bit reg |
| E120 EC | 464 |  | In | AL, OX | 3 READ msb of oma Ch reg |
| 11293808 | 465 |  | CHP | Bx.AX | 1 pattern read as haititen? |
| E128 7401 | 466 |  | JE | C16 | - yes - check next reg |
| E120 F4 | 467 | C18: | HLT |  | ; mo - halt the system |
| El2E | 468 |  |  |  | - NOT_DMA_CH |
| E12E 42 | 469 |  | INC | ox | ; SEt i/o port to next Ch meg |
| E12F E2EF | 470 |  | LOOP | C17 | ; White pattern to mext reg |
| E131 FECO | 471 |  | INC | AL | : set pattern to o |
| E133 74E1 | 472 |  | $s$ | c16 | 1 hrite to chanel regs |
|  | 473 |  |  |  |  |
|  | 474 | :----- initialize and start dma for memor |  |  | dry mefresh. |
|  | 475 |  |  |  |  |
| E135 8EDB | 476 |  | mov | DS,8x | SET UP abso into os and es |
| E137 becs | 477 |  | mov | ES, BX |  |
|  | 478 |  | Assume | DS:ABSO, ES:ABSo |  |
| \$139 B0FF | 479 |  | mov | AL, OFFH | 3 SET CNT OF 64K FOR REFRESH |
| E138 E601 | 480 |  | OUT | DMA $+1, \mathrm{AL}$. |  |
| 113050 | 481 |  | PUSH | ${ }_{\text {ax }}$ |  |
| E13E Eb01 | 482 |  | OUT | DMA+1,AL |  |
| E140 B058 | 403 |  | HOY | AL. O50H | I SET OMA MOOE, CH O,RD.,AVOTINT |
| E142 E608 | 404 |  | OUT |  | 3 haite dma mooe reg |
| E144 8000 | 485 |  | Mov | AL, 0 | - enable oma controller |
| E146 BAEs | 406 |  | mov | CH,AL | - SET COUNT HIGH:OO |
| E146 E606 | 407 |  | OUT | OMA + , AL | - setup oha cotmatid reg |
| E14A 50 | 408 |  | push | $4 \times$ |  |
| E140 E60A | 489 |  | OrT | DMA $+10, \mathrm{AL}$ | - Enable dma cho |
| E14D 8012 | 490 |  | mav | At. 18 | - start timer 1 |
| E14F E641 | 491 |  | OUT | TIMER 1 , AL |  |
| E1518041 | 492 |  | mov | AL,4] ${ }^{\text {H }}$ | - SET HODE FOR ChanNEL 1 |
| E153 E608 | 493 |  | Ors | DHA+DEH,AL |  |
| E155 50 | 494 |  | PUSH | $4 \times$ |  |
| $E 1565408$ | 495 |  | IN | AL, DMA 400 | - get dma status |
| E150 2410 | 496 |  | ano | AL,000100008 | - is timer request there? |
| E15A 7401 | 497 |  | Jz | Clicc | 1 (IT Should't bei |
| E15C F4 | 498 |  | HLT |  | ; halt sys.ihot timer 1 dutputi |
| E150 8042 | 499 | C18C: | MOY | ${ }^{1} \mathrm{~L}, 42 \mathrm{H}$; | ; SET Mode for chanel e |
| E15F E60\% | 500 |  | OUT | OMA4OBH,al |  |
| E163 E60b | 501 |  | H0V | AL,43H ; | ; set made for charnel 3 |
|  | 502 |  | OT | DMA+OBH,AL |  |
|  | 503 | 1---- | -- | -------------------..-- | --- |
|  | 504 | base igk read/mrite storage test |  |  | : |
|  | 505 | 1 description |  |  | 1 |
|  | 506 | 3 | hrite/readmerify data patterns |  | 1 |
|  | 507 | ; |  |  | - : |
|  | 508 | 1 | stdrage. verify storage addressability, : |  |  |
|  | 509 |  |  |  |  |
|  | 510 |  |  |  |  |
|  | 511 | ;----- determine memory size and fill mehory with data |  |  |  |
|  | 512 |  |  |  |  |  |  |  |
| E165 bal302 | 513 |  | Hov | DX,0213H b | EMABLE I/I EXPANSION BOX |
| Et68 B001 | 514 |  | mov | AL, OdH |  |
| EL6A EE | 515 |  | OUT | OX,AL |  |
|  | 516 |  |  |  |  |
| E168 601E7204 | 517 |  | nov | EX, DATA_WDRDI OFFSET RESET_ | flasi \% SAve 'resetaflag' in bx |

A-8 System BIOS


Eice bols
EIDO 8620
E102 8000
E1D4 ELE1 E1D6 8009 E108 5621 EIDA BoFF EIDC E621

ELDE $1 E$
E1DF B92000
EIE2 2 BFF Ele4 bect Eles Be23FF EIEGAB ELEA BCCE EIEC AB ELED E2F7
518
519

t----- SETUP STACK SEG AND SP

;~*-- SET UP THE INTERRUPT VECTORS TO TEHP INTERRUPT


I--~- ESTABLISH BIOS SUAROUTINE CALL INTERRUPT VECTORS

| HOV | DI, DFFSET YIDEO_INT | SETUP ADDR TO INTR AREA |
| :---: | :---: | :---: |
| PUSH | CS |  |
| POP | DS | SETUP ADOR OF VECTOR TABLE |
| HOY | AX, DS 1 | SET $\mathrm{A} \times$ SEEGMENT |
| MOV | SI,OFFSET YECTOR_TABLE +16 | - START MITH VIDEO ENTRY |






| E3CC | E2FE |
| :---: | :---: |
| E3ce | E460 |
| E30 | 3c00 |
| E302 | 740A |
| E304 | EBB415 |
| E307 |  |
| E307 | BE4CEC9 |
| E308 | EACB15 |
| E3DE |  |
| E30E | $1 E$ |
| E30F | 2BCO |
| E3E1 | AECD |
| E3E3 | B90800 |
| E3E6 | OE |
| E3E7 | $2 F$ |
| ESE8 | BEF3FE9 |
| E3EC | BF2000 |
| E3EF |  |
| E3EF | 45 |
| E3F0 | 47 |
| E3F1 | 47 |
| E3F2 | E2FB |
| E3F4 | $1 F$ |

E3F4 1F

E3F5 C70608005FFB
E3FB C706140054FF E401 C706620000F6

8407 803E120401
E40C 750A
E40E C70670003CF9
E414 BOFE
E416 E621

E418
E418 BA1002
E418 B85555
E41E EE
E4IF B001
E421 EC
$E 422$ 3AC4
E424 7544
E426 FTOO
E428 EE
E429 B002
E42B EC
E42C 3AC4
E42E 753A

5430
E430 EB0100
E433 BA1502
$E 436891000$
$E 439$
E439 2E8807
E43C 90
E43D EC
E43E 3AC7
E440 7521
E44242



System BIOS A-15



| E5B7 | B81414 | 1205 |  | mov | AX.1414H |  | DEFAULT $=20$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E5BA | $A B$ | 1209 |  | stosw |  |  |  |
| E5B8 | $A B$ | 1210 |  | STOSW |  |  |  |
| E5BC | 880101 | 1211 |  | mov | 2x,01014 |  | RS232 DEFAULT=01 |
| EsbF | AB | 1212 |  | Stosw |  |  |  |
| E5C0 | AB | 1213 |  | Stosw |  |  |  |
| E5Cl | E421 | 1214 |  | IN | Al,intal |  |  |
| E5c3 | 24FC | 1215 |  | and | AL, OFCH |  | enable timer ano kb ints |
| E5C5 | E621 | 1216 |  | OUT | INTA01,AL |  |  |
| E5C7 | b3FDOO | 1217 |  | cmp | BP, 0000H | CHECK FOR BP= NON-ZERO (ERROR HAPPEMEO) |  |
|  |  | 1218 |  |  |  |  |  |
| E5CA | 7419 | 1219 |  | JE | F15A_0 |  | continue if ho error |
| ESCC | BAD200 | 1220 |  | MOV | DX, 2 |  | 2 SHORT BEEPS (ERROR) |
| ESCF | E80614 | 1221 |  | call | ERR_BEEP |  |  |
| E502 | BE09E890 | 1222 |  | MOV | 55, OFFSET FSO |  | load errer msg |
| E506 | E8F113 | 1223 |  | call | P_MSG |  |  |
| E509 |  | 1224 | ERR_WA |  |  |  |  |
| E509 | 8400 | 1225 |  | MOV | AH, OC |  |  |
| E50B | col 6 | 1226 |  | INT | 16 H |  | WAIT FOR 'fi' KEY |
| E500 | 80FC3B | 1227 |  | CMP | AH, 38, |  |  |
| ESE0 | 75F7 | 1228 |  | JNE | ERR_WAIT |  |  |
| ESE2 | E8OE 90 | 1229 |  | JMP | F15A |  | aypass error |
| ESE5 |  | 1230 | F15A_0 |  |  |  |  |
| E5E5 | 803E120001 | 1231 |  | CMP | Mfi_tst, 1 |  | MFG M0DE |
| E5EA | 7406 | 1232 |  | JE | F15A |  | bypass beep |
| E5EC | B20100 | 1233 |  | Hov | DX, 1 |  | 1 Short beep (no errors) |
| E5EF | E8E613 | 1234 |  | call | ERR_beEp |  |  |
| ESF2 | 101000 | 1235 | F154: | MOV | AL, ByTE PTR EQUIP_flas |  | get shitches |
| E5F5 | 2401 | 1236 |  | and | AL,00000001B |  | 'LOOP POST' SWITCH ON |
| E5F7 | 7503 | 1237 |  | JNZ | F158 |  | CONTINUE WITH BRING-UP |
| E5F9 | E95FFA | 1238 |  | JMP | Start |  |  |
| E5FC | $2 \mathrm{AE4}$ | 1239 | F158: | sue | AH, AH |  |  |
| ESFE | 104900 | 1240 |  | mov | AL, CRT_MOOE |  |  |
| E601 | CD10 | 1241 |  | INT | 10H | ; | clear screen |
| E603 |  | 1242 | F15c: |  |  |  |  |
| E603 | 8DA3F990 | 1243 |  | mov | BP, OFFSET F4 |  | PRT_SRC_TBL |
| E607 | BE0000 | 1244 |  | mov | SI, 0 |  |  |
| E60A |  | 1245 | F16: |  |  |  | PRT_BASE: |
| E60A | 2E885600 | 1246 |  | mov | DX, CS: $/ \mathrm{BP}$ ] |  | get printer base modr |
| E60E | boak | 1247 |  | mov | AL, OAAK |  | harite oata to port a |
| E610 | EE | 1248 |  | out | DX,AL |  |  |
| E611 | 1 E | 1248 |  | PUSH | DS |  | gus settieing |
| $E 612$ | EC | 1250 |  | IN | AL, $\mathrm{DX}^{\text {S }}$ |  | READ PORT A |
| E613 | IF | 1251 |  | 20p | DS |  |  |
| E614 | 3caa | 1252 |  | CHP | AL, OAAH |  | data pattern same |
| E616 | 7505 | 1253 |  | JNE | F37 | 1 | no - check next prt co |
| E618 | 895408 | 1254 |  | mov | PRINTER_BASEISII, DX |  | yes - store prt base ador |
| E618 | 46 | 1255 |  | INC | SI | , | increment to next mord |
| EOIC | 46 | 1256 |  | INC | 51 |  |  |
| E610 |  | 1257 | F17: |  |  |  |  |
| E610 | 45 | 1258 |  | INC | bp |  | point to next base ador |
| E61E | 45 | 1259 |  | INC | BP |  |  |
| E61F | 81FDAF9 | 1260 |  | CMP | bp,offset fue |  | all possible adors checken? |
| E623 | 75E5 | 1261 |  | JNE | $f 16$ |  | PRT_BASE |
| E625 | B80000 | 1262 |  | mov | Bx,0 |  | pointer to rsz3z table |
| E628 | bafa03 | 1263 |  | mov | DX, 3FaH |  | CHECK IF R5232 CD \& ATTCH? |
| E623 | EC | 1264 |  | In | AL, DX |  | rean intr id reg |
| E62C | A8F 8 | 1265 |  | test | AL,OFSH |  |  |
| E62E | 7506 | 1266 |  | JNZ | Fis |  |  |
| E630 | C707F803 | 1267 |  | mov | RS2 32_basel bx ${ }^{\text {, 3FBH }}$ | ; | SETUP RS232 co \% ador |
| E634 | 43 | 1268 |  | inc | Bx |  |  |
| E635 | 43 | 1269 |  | INC | BX |  |  |
| E636 |  | 1270 | F18: |  |  |  |  |
| E636 | bafa02 | 1271 |  | mov | DX. 2 FAK | 1 | CHECK IF RS232 CO 2 atteh |
| E639 | EC | 1272 |  | IM | AL.DX |  | read interrupt io reg |
| E63a | 4858 | 1273 |  | test | AL, DFBH |  |  |
| E63C | 7506 | 1274 |  | JNz | F19 |  | base_end |
| E63E | c707F802 | 1275 |  | Mov | RS232_BA5EIBXI,2F6H |  | SETUP RS232 CO $\mathbf{3 2}$ |
| E642 | 43 | 1276 |  | INC | EX |  |  |
| E643 | 43 | 1277 |  | Inc | BX |  |  |
|  |  | 1278 |  |  |  |  |  |
|  |  | 1279 | :----- | SET UP | equip flag to ingicate mu | 18 E | ER DF printers and rsz32 cards |
|  |  | 1280 |  |  |  |  |  |
| E644 |  | 1281 | F19: |  |  | ; | base_End: |
| E644 | ${ }^{88} 56$ | 1282 |  | nov | AX, SI |  | SI HAS 2* NUMEER OF RS232 |
| E646 | 8103 | 1283 |  | HOV | $\mathrm{CL}, 3$ |  | Shift Count |
| E648 | D2Cs | 1284 |  | ROR | AL, CL |  | ROTATE RIEHT 3 POSITIONS |



| LOC | 0BJ | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | baed | 1363 | Hov | AH,AL ! | ¢ SETUP new value for compare |
| Egaf | 86F2 | 1364 | $\times \mathrm{CHG}$ | DH,DL : | - move next data pattern to dl |
|  | $22 E 4$ | 1365 | ANO | AH.AH ; | ; Reajing zero pattern this pass ? |
| E6B3 | 7504 | 1366 | JNz | C6 ; | - continue test sequence till zero data |
| E6B5 | 8AD4 | 1367 | Hov | DL,AH : | : else set zero for eno read pattern |
| E6B7 | EBEO | 1368 | JMP | c3 ; | ; and make final backharos pass |
| E6B9 |  | 1369 | c6: |  |  |
| E6B9 |  | 2370 | clo |  | ( SEt dir flag to co forhard |
| E6BA | 47 | 1371 | Inc | OI ; | ; SEt pointer to beg location |
| E68B | 74DE | 1372 | 12 | C4 1 | 1 READ/WRITE FORHARD IN STG |
| E6BD | $4 F$ | 1373 | DEC | OI | hojust pointen |
| E6BE | Ba0100 | 1374 | Hov | DX,00001H 1 | I SETUP OL FOR PARITY BIt and od for eno |
| E6C1 | EBD | 1375 | JMP | C3 ; | ; READ/RRITE backhard in stg |
| E6C3 |  | 1376 | c6x: |  |  |
| E6C3 | E462 | 1377 | IH | AL, PORT_C ; | ; did a parity error occur ? |
| E6C5 | 24co | 1378 | AND | $\mathrm{AL.OCOH}{ }^{-}$; | zero flag hill be off parity error |
| E6C7 | B000 | 1379 | mov | AL,000H ; | AL=0 data compare ok |
| E6C9 |  | 1380 | c7: |  |  |
| E6C9 | FC | 1381 | cLI |  | SET direction flag to inc |
| ebca | c3 | 1362 | RET |  |  |
|  |  | 1383 | StGTSt_CNT | Enop |  |
|  |  | 1384 | ; | ------------------------1 |  |
|  |  | 1385 | 1 PRIMT ADORE | SS ARD ERRCR MESSAGE FOR ROM | M Checksum errors |
|  |  | 1386 |  |  |  |
| E6CB |  | 1387 | RORERRPROSPUSHMOYMOY |  |  |
| E6C8 | 52 | 1388 |  | DX 1 | Save painter |
| E6CC | 50 | 1389 |  | ax |  |
| EbCO | acoa | 1390 |  | DX, DS | GET LDDAESS POINTER |
| E6CF | 2688361500 | 1391 |  | ES:MFG_ERR_FLAG, DH ; | <><><<<><><><><><><><>>><r<>>> |
|  |  | 1392 |  |  | <x>>< CHECKPOINTS C0->F4e><>>> |
| E604 | B1FA00Cs | 1393 | CMP | OX,OC8OOH | CRT CARD IN ERROR? |
| E6D8 | 7COD | 2394 | JL | ROM_ERR_BEEP ; | give crt caro fail beep |
| EbDA | E8FDis | 1395 | call | Prt_SEG ; | print segement in error |
| E6DD | beoaf 990 | 1396 | mov | SI,OFFSET F3A ; | display error misg |
| E6E1 | E8C512 | 1397 | call | E_MSG |  |
| E6E4 |  | 1398 | ROT_ERR_END: |  |  |
| E6E4 | 58 | 1399 | POP | ${ }^{\text {ax }}$ |  |
| E6E5 | 5A | 1400 | POP | DX |  |
| E6E6 | ${ }^{6}$ | 1401 | RET |  |  |
| E6E7 |  | 1402 | ROM_ERR_BEEP: |  |  |
| E6E7 | B40201 | 1403 | nov | DX, 0102H ; | BEEP 1 LOWG, 2 SHORT |
| E6EA | E8EB1? | 1404 | call | ERR_BEEP |  |
| E6ED | ebrs | 1405 | JMp | SHORT ROM_ERR_END |  |
|  |  | 1406 | ROM_ERR EMDP |  |  |
|  |  | 1407 |  |  |  |
|  |  | 1408 | ;--- Int 19 | --------------------------1-1 | ------------- |
|  |  | 1409 | ; boot strap L | dader | : |
|  |  | 1410 | track | , sector 1 is read into the | E |
|  |  | 1411 | boot | chation (seghent a, offset 7 | 7000) |
|  |  | 1412 | 3 and co | trol is transferred there. | : |
|  |  | 1413 | ; |  | ; |
|  |  | 1414 | IF THE | E is a hardhare error contro | 20t is |
|  |  | 1415 | TRaNSF | erred to the rom bagic entry | POINT. |
|  |  | 1416 |  |  | ----------...--- |
|  |  | 1417 | assume | c5:COOE, DS: 4850 |  |
| E6F2 |  | 1418 | ORG | 0E6F2\% |  |
|  |  | 1419 |  |  |  |
| E6F2 |  | 1420 | B00t_strap | Proc mear |  |
| E6FP | FB | 1421 | STI |  | entele interrupts |
| E6F 3 | 28.0 | 1422 | sub | aX,ax : | ESTABLISH ADORESSIMG |
| E6FS | 8EDs | 1423 | Hov |  |  |
|  |  | 1424 ( |  | ds,ax |  |
|  |  | 1425 | ;----- reset the disk parameter table vector |  |  |
|  |  |  |  |  |  |
| E6F7 | C7067800C7EF |  |  |  |  |  |  |  |  |  |
| E6FD | 6COE 7a00 | 1428 | MovMov | HORD PTR DISK_POINTER+2,CS |  |
|  |  | 1429 |  |  |  |  |
|  |  | 1430 | :----- toad s | ctem frdi diskeite -- cx has retay count |  |
|  |  | 1431 |  |  |  |  |
| E 70 | B90400 | 1432 | H1: HoV | cx,4 ; | SET RETR: COUNT |
| E704 |  | 1433 |  |  |  |
|  | 51 | 1434 | Push | cx | IPL SYSTEM SAVE RETRY COUNT |
| E705 | B400 | 1435 | MOV |  | SAVE RETRY COUNT <br> RESET THE CISKETTE SYSTEM |
| E707 | CO13 | 1436 |  | 13H | RESET THE CISKETIE SYSTEM DISKETTE_IO |
| E709 | 720F | 1437 |  | H2 I | IF ERROR, TRY AGAIN |
| E70B | B80102 | 14381439 |  | ax,201H in | READ IN The single sector |
| E70E 2 | 2802 |  |  | $\mathrm{DX}, \mathrm{DX}$ (Tor | to the moot location |




| LOC | OBJ | LINE | SOUACE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E787 |  | 1594 |  | OUT | DX,AL |  | ; set me of diy to o |
| E788 | 4A | 1595 |  | DEE | DX |  |  |
| E789 | 2E8A05 | 1596 |  | Mov | AL, SC:[DI] |  | 1 GET LOW ORDER OF GIVISOR |
| E7BC | EE | 1597 |  | OUt | DX,AL. |  | 1 SET LOM OF DIVISOR |
| E78D | 83 C 203 | 1598 |  | ado | DX, 3 |  |  |
| E 790 | 8aC4 | 1599 |  | mov | AL, AH |  | 3 get parms back |
| E792 | 2417 | 2600 |  | and | AL,OLFH |  | ; Strip off the balo bits |
| E 794 | EE | 1601 |  | OUT | DX,AL |  | ; LINE CONTRDL TO e bits |
| E795 | 4A | 1602 |  | DEC | DX |  |  |
| E796 | 4A | 1603 |  | DEC | DX |  |  |
| E797 | 8000 | 1604 |  | Hov | AL, 0 |  |  |
| E799 | EE | 1605 |  | OUT | DX,AL |  | ; interrupt enables all off |
| E794 | EB49 | 1606 |  | JTP | SHORT ALB |  | - com_status |
|  |  | 1607 |  |  |  |  |  |
|  |  | 1608 | ;----- semd character in talj over commo |  |  |  | LINE |
|  |  | 1609 |  |  |  |  |  |
| E79C |  | 1610 | A5: |  |  |  |  |
| E79C | 50 | 1611 |  | PUSM | AX |  | ; save char to seno |
| E790 | 83C204 | 2612 |  | 200 | DX, 4 |  | ; mooem control register |
| E740 | 8003 | 1613 |  | mov | AL, 3 |  | 1 DTR AND RTS |
| E7A2 | EE | 1614 |  | OUT | DX,AL |  | ; data terhinal reajy, request to send |
| E7A3 | 42 | 1615 |  | INC | DX |  | ; hooem status register |
| E7A4 | 42 | 1616 |  | INC | DX |  |  |
| E7A5 | B730 | 1617 |  | Hov | BH, 30H |  | ; data set ready a clear to seno |
| E747 | E84800 | 1618 |  | call | WAIT_fOR_STATUS |  | ; are both true |
| E7AA | 7408 | 1619 |  | JE | 49 |  | I YES, READY TO TRANSHIT CHAR |
| E7AC |  | 1620 | 47: |  |  |  | , |
| E7ac | 59 | 1621 |  | POP | CX |  |  |
| E7AD | asci | 1622 |  | Mov | AL,CL |  | 3 reloan data byte |
| E7aF |  | 1623 | *8: |  |  |  |  |
| E7AF | 80cceo | 1624 |  | OR | RH, OOH |  | - indicate time out |
| E782 | ebae | 1625 |  | HHP | 43 |  | ; RETURN |
| E784 |  | 1626 | A9: |  |  |  | - Clear_to_send |
| E 784 | 4A | 1627 |  | dec | 0x |  | - line status register |
| E785 |  | 1628 | A10: |  |  |  | ; hait_ SEND |
| E7B5 | 8720 | 1629 |  | mov | B4, 20 H |  | - is transmitter ready |
| E787 | E83800 | 1630 |  | call | HAIT_FOR_STATUS |  | - test for transmitter ready |
| E7BA | 75F0 | 1631 |  | JNZ | A 7 |  | [ RETURN HITh time out set |
| E7BC |  | 1632 | A11: |  |  |  | out_char |
| E78C | 83EA05 | 1633 |  | SLP | 0x, 5 |  | ; data port |
| E7BF | 59 | 1634 |  | pop | cx |  | ; Recover in ex tehporarily |
| E7CO | 84C1 | 1635 |  | mov | al, CL |  | - MOVE Char to al for out, status in ah |
| ETC2 | EE | 1636 |  | OUT | nx,AL |  | - OUTPUT Character |
| ETC3 | EB90 | 1637 |  | JMP | ${ }^{3}$ |  | RETURN |
|  |  | 1638 |  |  |  |  |  |
|  |  | 1639 | 1---- | receive chafacter from commo line |  |  |  |
|  |  | 1640 |  |  |  |  |  |
| E7C5 |  | 1641 | A12: |  |  |  |  |
| E7C5 | 83 C 204 | 1642 |  | ADD | DX,4 |  | HOOEM CONTROL REGISTER |
| E7ts | B001 | 1643 |  | Hov | AL, 1 |  | data terminal ready |
| ETCA | EE | 1644 |  | our | DX,AL |  |  |
| E7tB 4 | 42 | 1645 |  | INC | DX |  | modeh status register |
| E7CC 4 | 42 | 1646 |  | InC | DK |  |  |
| E7CD |  | 1647 | A13: |  |  |  | [ WAIT_OSR |
| ETCD | B720 | 1648 |  | nov | BH,20\% |  | data set ready |
| ETCF | E82000 | 1649 |  | call | MAIT_FOR_STATUS |  | , TEST FOR DSR |
| E702 | 750 B | 1650 |  | .NE | ${ }^{48}$ |  | RETURN WITH ERRDR |
| E704 |  | 1651 | A15: |  |  |  | WAIT_OSR_END |
| E704 | 4 A | 1652 |  | dec | DX |  | line status register |
| E705 |  | 1653 | A16: |  |  |  | WAIT_RECV |
| E705 | 8701 | 1654 |  | mov | BH. 1 |  | RECEIVE BUFFER FULL |
| ETO7 | E81800 | 1655 |  | call | WAIT_FOR_STATU3 |  | test for rec, buff. full |
| E7Da | 7503 | 1656 |  | JNZ | 48 - |  | SEt time out error |
| E70C |  | 1657 | 117: |  |  |  | CET_CHAR |
| E7DC | $80 E 41 \mathrm{E}$ | 1658 |  | ano | AH, 0001111 DB |  | test for err conoitions on recy char |
| 870F | 8814 | 1659 |  | Hov | DX,R5232_BASETSI] |  | data port |
| E7EL | EC | 1660 |  | IN | AL, DX |  | get character from line |
| E7E2 | E970FF | 1661 |  | HP | ${ }^{13}$ |  | RETURN |
|  |  | 1662 |  |  |  |  |  |
|  |  | 1663 | B--.-. COMATO PORT STATUS ROUTINE |  |  |  |  |
|  |  | 1664 |  |  |  |  |  |
| E7E5 |  | 1665 | A18: |  |  |  |  |
| E7E5 | 8814 | 1666 |  | Hov | DX,R5232_BASET5I J |  |  |
| E7E7 | s3c205 | 1667 |  | ADO | Dx, 5 |  | CONTROL PORT |
| ETEA E |  | 1668 |  | IN | AL, DX |  | get line contrdl status |
| ETEB 8 | 8AEO | 1669 |  | Mov | AH,AL |  | PJT IN AH FOR RETUAN |
| ETED 4 |  | 1670 |  | INC | DX |  | paint to modeh status register |




| LOC OBJ | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: |
| E893 FF |  |  |  |  |
| E899 1E |  |  |  |  |
| EAS5 FF |  |  |  |  |
| E8\% FF | 1806 | DB | -1,-1,-1,31,-1,127,-1,17 |  |
| E897 FF |  |  |  |  |
| E898 FF |  |  |  |  |
| E899 $1 F$ |  |  |  |  |
| Es9A FF |  |  |  |  |
| E89B 7 F |  |  |  | - |
| Esge ff |  |  |  |  |
| E890 11 |  |  |  |  |
| E89E 17 | 1807 | DB | 23,5,18,20,25,21,9,15 |  |
| E89F 05 |  |  |  |  |
| Ebal 12 |  |  |  |  |
| E8A1 14 |  |  |  |  |
| ESA2 19 |  |  |  |  |
| Ebas 15 |  |  |  |  |
| E8A4 09 |  |  |  |  |
| E8AS OF |  |  |  |  |
| E8A6 10 | 1808 | DB | 16,27,29,10,-1,1,19 |  |
| Ean7 18 |  |  |  |  |
| ceas id |  |  |  |  |
| Eeas da |  |  |  |  |
| Ebala ff |  |  |  |  |
| esab 01 |  |  |  |  |
| Eanc 13 |  |  |  |  |
| EEAD 04 | 1809 | DB | 4,6,7,8,10,11,12,-1,-1 |  |
| EBAE O6 |  |  |  |  |
| E8AF 07 |  |  |  |  |
| ebbo do |  |  |  |  |
| Eabl OA |  |  |  |  |
| E8B2 OB |  |  |  |  |
| E8B3 OC |  |  |  |  |
| E8B4 FF |  |  |  |  |
| E8B5 FF |  |  |  |  |
| Es86 FF | 1810 | DB | -1,-1,28,26,24,3,22,2 |  |
| E8B7 fF |  |  |  |  |
| E8bs 15 |  |  |  |  |
| E8B9 14 |  |  |  | - |
| Esba 18 |  |  |  |  |
| Ebse 03 |  |  |  |  |
| EBEC 16 |  |  |  |  |
| Ebeb 02 |  |  |  |  |
| Ebie ob | 1811 | DB | 14, $13,-1,-1,-2,-1,-2,-1$ |  |
| EbBF OD |  |  |  |  |
| E8CO ff |  |  |  |  |
| Eect ff |  |  |  |  |
| Eacz fF |  |  |  |  |
| Eecs 7 F |  |  |  |  |
| E8C4 FF |  |  |  |  |
| E8Cs FF |  |  |  |  |
| EBC6 20 | 1012 | DE | 1 ',-1 |  |
| E8C7 FF |  |  |  |  |
|  | 1013 | :----- ctl table scan |  |  |
| E8C8 | 1814 | 19 Label byte |  |  |
| Eecs 5E | 1815 | DB | 94,95,96,97,98,99,100,101 |  |
| Eac9 5F |  |  |  |  |
| Eect 60 |  |  |  |  |
| EACB 61 |  |  |  |  |
| EBCC 62 |  |  |  |  |
| Eaco 63 |  |  |  |  |
| EBCE 64 |  |  |  |  |
| EaCF 65 |  |  |  |  |
| E8D0 66 | 1816 | 08 | 102,103,-1,-1,119,-1,132,-1 |  |
| E801 67 |  |  |  |  |
| EAD2 FF |  |  |  |  |
| E803 FF |  |  |  |  |
| E8D4 77 |  |  |  |  |
| E8D5 FF |  |  |  | - |
| E8D6 84 |  |  |  |  |
| E8D7 FF |  |  |  |  |
| E808 71 | 1817 | DB | $115,-1,116,-1,117,-1,118,-1$ |  |
| E809 FF |  |  |  |  |
| Esoa 74 |  |  |  |  |
| E80e fF |  |  |  |  |
| E8DC 75 |  |  |  |  |
| E800 fF |  |  |  |  |

EADO FF

A-26 System BIOS

ESOE 76
EBDF FF

EBE!
E8E1 1B
ESE2 31323334353637 $383930203 D$
EAEE OB
EAEF O9
E8FO 71776572747975
696705850
EAFC DD
EAFD FF
EAFE 6173646667686A 686c38
E908 27
E909 60
E90A FF
E90B 5C
E90C 74786376626E60 2C2E2F
E916 FF
E917 24
E918 FF
E919 20
E914 FF

E918
E91B IB
E91C 22402324
E920 25
E92: 5E
E922 262A28295F2B
E928 08
E929 00
E924 51574552545955 494F507B70
E936 00
$E 937$ FF
19304153444647484 A
4B4C3A22
$E 9437 E$
$E 944$ FF
$E 9457 C 54584356424 E$ 4D3C3E3F
E950 FF
EOS 100
E 852 FF
E 95320
E954 FF

5955
E955 54
E 55655
E 95756
E958 57
E95958
E95A 59
E958 5A
E95C 5B
E950 5C
E95E 5D

E95F
E95F 68
89669
891 6A
E962 6B
E\%3 6C
E964 60
E965 6E
E966 6F
E967 70
E968 71


$$
1820 \text { KLO LABEL BYYE }
$$

$$
1821 \text { DB }
$$OLBH,'1234367090-E',08H,09HDB 'quartyuiopl I', ODH,-1,'esdfohjkl;',027H

1825 1--N- UC TABLEKI LABEL BYT

1830 - $-\cdots$ UC TABLE SCAh
1831 K 12 LABEL BYTE
183
K 12 LABEL BYTE64,85,86,87,88,89,9018331834 :----- ALT TABLE SCAN1835 K13 LABEL BYTE1836 OB$104,105,106,107,108$109,110,111,112,113


|  |  | 1904 |
| :---: | :---: | :---: |
| E902 | 08261700 | 1905 |
| E906 | E98000 | 1906 |
|  |  | 1907 |
|  |  | 1908 |
|  |  | 1909 |
| E909 |  | 1910 |
| E909 | F606170004 | 1911 |
| E90] | 7565 | 1912 |
| E9E0 | 3 C 52 | 1913 |
| EqE2 | 7522 | 1914 |
| E9E4 | F606370090 | 1915 |
| E9E9 | 755A | 1916 |
| E9EB | F606170020 | 1917 |
| E9FO | 750D | 1918 |
| E9F2 | F606170003 | 1919 |
| E9F7 | 7400 | 1920 |
|  |  | 1921 |
| E9F9 |  | 1922 |
| E9F9 | 883052 | 1923 |
| E9FC | E90601 | 1924 |
| E9FF |  | 1925 |
| E9FF | F606170003 | 1926 |
| Ea04 | 7473 | 1927 |
|  |  | 1928 |
| EA06 |  | 1029 |
| EA06 | 84261800 | 1930 |
| eada | 7540 | 1931 |
| EADC | 08261800 | 1932 |
| Ealo | 30261700 | 1933 |
| EA14 | 3c5 2 | 1934 |
| EAl6 | 7541 | 1935 |
| EAla | B80052 | 1936 |
| Eald | E98701 | 1937 |
|  |  | 1938 |
|  |  | 1939 |
|  |  | 1940 |
| Eaie |  | 1941 |
| EAIE | 80FCio | 1942 |
| Eaz: | 7314 | 1943 |
| EA23 | F6D4 | 1944 |
| EA25 | 20261700 | 1945 |
| EA24 | 3 CBE | 1946 |
| eazb | 752C | 1947 |
|  |  | 1948 |
|  |  | 1949 |
|  |  | 1950 |
| EAZD | 101900 | 1951 |
| EA30 | 8400 | 1952 |
| EA32 | 88261900 | 1953 |
| EA36 | 3 COO | 1954 |
| EA38 | 741F | 1955 |
| EA3A | E9A101 | 1956 |
| EA3D |  | 1957 |
| EA3D | F6D4 | 1958 |
| EA3F | 20261800 | 1959 |
| EA43 | EB14 | 1960 |
|  |  | 1961 |
|  |  | 1962 |
|  |  | 1963 |
| EA45 |  | 1964 |
| EA45 | 3Ceo | 196 |
| EA47 | 7310 | 1966 |
| E449 | F606180008 | 1967 |
| EAGE | 7417 | 1968 |
| EA50 | $3 \mathrm{C45}$ | 1969 |
| Eas? | 7405 | 1970 |
| EA54 | 30261800F7 | 1971 |
| EA59 |  | 1972 |
| EA59 | FA | 1973 |
| EA5A | B020 | 1974 |
| EASC | E620 | 1975 |
| EA5E |  | 1976 |
| EASE | 07 | 1977 |
| EASF | $1 F$ | 1978 |
| EA60 | 5 F | 1979 |
| EA61 | 5E | 1980 |


|  | $\begin{aligned} & \mathrm{OR} \\ & \mathrm{~J}_{\mathrm{KP}} \end{aligned}$ | $\begin{aligned} & \mathrm{KB}_{\mathbf{\prime}} \mathrm{FLAG}, \mathrm{AH} \\ & \mathrm{~K} 26 \end{aligned}$ | - TURN ON SHIFT EIT <br> - INTERRUPT_RETURN |
| :---: | :---: | :---: | :---: |
| TOGELED Shift key, test for ist make on not |  |  |  |
| K18: |  |  | \| Shift-togele |
|  | TEST | KB_FLAG, CTL_ShIPT | ; Check cti shift state |
|  | JNZ | K25 | 1. Jump if ctl state |
|  | CMP | AL, INS_KEY | 1 Check for insert key |
|  | JKE | K22 | - JuMP If not insert key |
|  | test | KB_FLAG, ALt_Shift | - Check for alternate shift |
|  | JAR | K25 | ; JMMP IF alternate shift |
| KJ9: | TEST | KB_FLAG: NMMState | - check for base state |
|  | JHZ | K21 | ; JUMP IF MMM LOCK IS ON |
|  | TEST | KR_FLCG, LEFT_SHIFT+ RIG | HT_SHIFT |
|  | J2 | K22 | ; JMP IF bese state |
| K20: |  |  | - muneric zero, not insert key |
|  | Hov | AX, 5230H | 3 Put out an ascit zero |
|  | JIMP | K.57 | ; buffer_fill |
| K21: |  |  | ; micht be mumeric |
|  | TEst | KB_FLAG, LEFT_SHIFT+ RIG | tishif $T$ |
|  | Jz | K20 | 3 Jump Muneric. not insert |
| K22: |  |  | - shyft togele key hit; process it |
|  | test | AH, $\mathrm{KB}_{\mathbf{-}}$ FLAG_1 | ( IS KEy already depressed |
|  | JNZ | K26 | I Jump if key already depressed |
|  | OR | KB_FLAE_I, AH | - indicate that the key is depressed |
|  | XOR | KB_FLAG, AH | tosele the shift state |
|  | CHP | AL, Ins_KEY | test for ist make of insert key |
|  | JME | K26 | Jump if not insert key |
|  | MOV | AX,INS_KEY*256 | SEt scan code into ah, o into al |
|  | JMP | KS ${ }^{\text {a }}$ | PUT INTO OUTPUT BUFER |
| :---- break shift found |  |  |  |
| K23: |  |  | BREAK-SHIFT-FONO |
|  | CMP | AH, SCROLL_SHIFT | IS THIS A toegle key |
|  | JAE | K24 | yes, handle baEak togle |
|  | NOT | ${ }^{\text {a }}$ | Invert mask |
|  | ano | KE_FLAG, AH | turn dff shift bit |
|  | CMP | AL,ALT_KEY SOH $^{\text {a }}$ | is this alterhate shift release |
|  | JNE | K26 | INTERRUPT_RETURN |
| ;---- | alterhate shift key released, get the value into buffer |  |  |
|  | mov | AL, ALT_INPUT |  |
|  | mov | Ah, 0 | SCAN COOE OF 0 |
|  | mov | ALT_2NPUT, AH | zero out the fielo |
|  | CMP | AL, 0 | HAS THE INPUTIO |
|  | JE | K26 | INTERRUPT_RETURN |
|  | SMP | $K 58$ | IT WLSN'T, SO PUT IN BUFFER |
| K24: |  |  | break-toggle |
|  | not | ${ }^{\text {AH }}$ | invert mask |
|  | AND | KB_FLAG_1,AH | indicate no longer depressed |
|  | JMP | SHORT K2G | INTERRUPT_RETUR |
| 1----- TEST FOR HOL State |  |  |  |
| K25: |  |  | NO-SHIFT-FOUND |
|  | CMP | AL, 8 OH | test for break key |
|  | JaE | K26 | nothing for break chars frow here ow |
|  | test | KE_FLAG_1,HOLO_StATE | ARE WE IN HOLD STATE |
|  | Jz | K28 1 | branch around test if hot |
|  | CMP | AL,NMM_KEY |  |
|  | JE | K26 | Can't end hold on murlock |
|  | AND | KE_FLAG_1,not hold_state | I turn off the hol state bit |
| K26: |  |  | INTERRUPT-RETURN |
|  | CLI |  | TURN OFF Interrupts |
|  | Hov | AL,EOI | END OF Interrupt cortund |
|  | OUT | O20H,AL | SENO COMMAND TO INT CONTROL PORT |
| K27: |  |  | INTERRUPT-RETURH-ND-EOI |
|  | pop | ES |  |
|  | POP | DS |  |
|  | POP | DI |  |
|  | POP | SI |  |


| LOC OB |  | LINE | SOURCE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EA62 5 | 54 | 1981 |  | POP | DX |  |
| EA63 5 | 59 | 1982 |  | POP | cx |  |
| E464 5 | 58 | 1983 |  | POP | BX |  |
| EA65 5 | 58 | 1984 |  | POP | AX | - Restcre state |
| E466 ${ }^{\text {c }}$ | cF | 1985 |  | IRET |  | - return, interrupts back on |
|  |  | 1986 |  |  |  | - mith flag chamge |
|  |  | 1987 |  |  |  |  |
|  |  | 1988 | ;---- | NOT IN | HOLD STATE, TEST FOR SPECI | cial chars |
|  |  | 1989 |  |  |  |  |
| E467 |  | 1990 | K28: |  |  | WO-HOLD-State |
| EA67 F | F606170008 | 1991 |  | TEST | Kb_FLag,alt_shIFt ; | - are me in alternute shift |
| EA6C 7 | 7503 | 1992 |  | JHE | K29 | Junp if alternate shift |
| EAGE E | E99100 | 1993 |  | JMP | K38 3 | , Junp if not alternate |
|  |  | 1994 |  |  |  |  |
|  |  | 1995 | ;---- | TEST FOR | reset key sequence (ctl al | ALT DEL) |
|  |  | 1996 |  |  |  |  |
| Ea71 |  | 2997 | K27: |  |  | - test-reset |
| EA7! F | F606170004 | 1998 |  | TEST | KB_FLAg,CTL_Shift I | I ARE WE in Control shift also |
| EA76 7 | 7433 | 1999 |  | Jz | K31 I | 1 No_RESET |
| EAT8 | $3 \mathrm{C53}$ | 2000 |  | CMP | AL,OEL_KEY I | - mifft state is there, test key |
| EATA 7 | 752F | 2001 |  | JNE | K31 | - Mo_reset |
|  |  | 2002 |  |  |  |  |
|  |  | 2003 | 1-7.0 | CTL-ALt | del has been fourd, do ito | Cleanup |
|  |  | 2004 |  |  |  |  |
| Eate c | C70672003412 | 2005 |  | MOV | RESET_FLA6, 1234H i | - set flag for reset function |
| EA82 | EA58E000FO | 2006 |  | JMP | RESET ; | ; JUTP TO POWER ON DIAGNOSTICS |
|  |  | 2007 |  |  |  |  |
|  |  | 2008 | 1----- | ALT-INP | tr-table |  |
| EAS7 |  | 2009 | K30 | label | BYtE |  |
| EA67 5 | 52 | 2010 |  | OB | $82,79,80,81,75,76,77$ |  |
| EABS | 4F |  |  |  |  |  |
| EABP 5 | 50 |  |  |  |  |  |
| Eaba 5 | 51 |  |  |  |  |  |
| EAEC | 48 |  |  |  |  |  |
| EASC | 4 C |  |  |  |  |  |
| eabo | 40 |  |  |  |  |  |
| eabe 4 | 47 | 2011 |  | DB | 71,72,73 ; | ; 10 murbers on keypad |
| EABF | 40 |  |  |  |  |  |
| EA90 | 49 |  |  |  |  |  |
|  |  | 2012 | *-...- | SUPER-S | Ift-table |  |
| EA91 10 | 10 | 2013 |  | DB | 16,17,10,19,20,21,22,23: | : a-z typenititer chars |
| EA92 1 | 11 |  |  |  |  |  |
| EA93 | 12 |  |  |  |  |  |
| EA94 13 | 13 |  |  |  |  |  |
| EA95 | 14 |  |  |  |  |  |
| EA9\% | 15 |  |  |  |  |  |
| EA97 | 16 |  |  |  |  |  |
| EA98 | 17 |  |  |  |  |  |
| EA99 | 18 | 2014 |  | ס8 | 24,25,30,31,32,33,34,35 |  |
| EA9A | 19 |  |  |  |  |  |
| EAYB | 15 |  |  |  |  |  |
| EATC | 1F |  |  |  |  |  |
| EASO | 20 |  |  |  |  |  |
| EA9E | 21 |  |  |  |  |  |
| EA9F 2 | 22 |  |  |  |  |  |
| ELas | 23 |  |  |  |  |  |
| Exal | 24 | 2015 |  | DB | 36,37,38,44,45,46,47,48 |  |
| eataz | 25 |  |  |  |  |  |
| EAAS 26 | 26 |  |  |  |  |  |
| EAA4 | 2 C |  |  |  |  |  |
| EAAS 20 | 2 D |  |  |  |  |  |
| EAag | $2 E$ |  |  |  |  |  |
| EAAT | $2 F$ |  |  |  |  |  |
| EAAB | 30 |  |  |  |  |  |
| EAR9 | 31 | 2016 |  | 08 | 49,50 |  |
| EAAA | 32 |  |  |  |  |  |
|  |  | 2017 |  |  |  |  |
|  |  | 2018 | ;----- | In alte | mate shift, reset not found |  |
|  |  | 2019 |  |  |  |  |
| EAAB |  | 2020 | k31: |  |  | ( ho-reset |
| EAab | 3c39 | 2021 |  | CMP | AL,57 i | ; test for space key |
| EALD | 7505 | 2022 |  | JHE | K32 J | ) Mot thene |
| EAaF | B020 | 2023 |  | nov | AL, ' ' | ) Set space char |
| EABl | E92102 | 2024 |  | JMP | K57 ; | ; BUFFER_FILL |
|  |  | 2025 |  |  |  |  |
|  |  | 2026 | ;----- | LOOK FO | KEY PAD ENTRY |  |
|  |  | 2027 |  |  |  |  |



| LOC OBJ | LINE | SOUR |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EB37 7407 | 2103 |  | JE | K40 | 1 Yes, nothing to do |  |
| EB39 Bads03 | 2304 |  | MOV | DX, 030EH | ; PORT FOR COLOR CARD |  |
| EB3C A06500 | 2105 |  | moy | AL,CRT_MODE_SET | I GEt the value of the curaent mode |  |
| EB3F EE | 2206 |  | 0vt | DX,AL | I SET The Crt mooe, so that crt is on |  |
| EB40 | 2107 | K40: |  |  | 1 Pause-L00p |  |
| EB40 F606180008 | 2108 |  | TEst | KB_FLAE_1, HOLD_STATE |  |  |
| EB45 75F9 | 2109 |  | JNZ | $k 40$ | 3 LOOP UNTIL FLIC TIRTED OFF |  |
| EB47 E914FF | 2110 |  | JMP | K 27 | 1 INTERRUPT_RETURN_MO_EOI |  |
| EB4A | 2111 | K91: |  |  | 1 No-pause | - |
|  | 2112 |  |  |  |  |  |
|  | 2113 | 1--- | TESt | CIAL CASE KEY 55 |  |  |
|  | 2114 |  |  |  |  |  |
| E84A 3637 | 2115 |  | CMP | AL, 55 |  |  |
| Ep4C 7506 | 2116 |  | JNE | K42 | 1 NOT-KEY-55 |  |
| Eb4E E80072 | 2117 |  | MOY | * $\times 1$ 114*256 | I START/STOP PRINTING SWITCH |  |
| EPSL E90100 | 2118 |  | JMP | K57 | 1 SUFFER_FILL |  |
|  | 2119 |  |  |  |  |  |
|  | 2120 | 1---- | SET UPT | O translate control sh |  |  |
|  | 2121 |  |  |  |  |  |
| EB54 | 2122 | K42: |  |  | ; MOT-MEY-55 |  |
| EbS4 bbeece | 2123 |  | Mov | BX,OFFSET Ko | 3 SET UP TO TRanSLATE CTL |  |
| EB57 3638 | 2124 |  | Crı | AL. 59 | 1 IS It in table |  |
|  | 2125 |  |  |  | ; CtL-table-translate |  |
| E859 7276 | 2126 |  | d | K36 | - YEs, go translate chiag |  |
| EB58 | 2127 | K43: |  |  | ; CtL-table-translate |  |
| EBSA Becsed | 2128 |  | HOV | BX,OFFSET K9 | 3 ctl table scan |  |
| EbSE E9BCaO | 2129 |  | JMP | K63 | ; TRANSLATE_SCAN |  |
|  | 2130 |  |  |  |  |  |
|  | 2131 | 1-0. | NOT IN | CONTROL SHIFT |  |  |
|  | 2132 |  |  |  |  |  |
| EB61 | 2133 | K44: |  |  | ; NOT-CTL-ShIFt |  |
| EB61 3 C47 | 2134 |  | CMP | AL, 71 | ; test for keypad region |  |
| Eb63 732C | 2135 |  | Jat | $K 48$ | ; hamdle keypad region |  |
| EB65 F606170003 | 2136 |  | TEST | KB_FLGG, LEFT_SHIFT+R | T_SHIFT |  |
| EE6A 745A | 2137 |  | J2 | K54 | ; test for shift state |  |
|  | 2138 |  |  |  |  |  |
|  | 2139 | 1---- | UPPER | se, handle special cas |  |  |
|  | 2140 |  |  |  |  |  |
| EB6C 3COF | 2141 |  | CMP | AL, 15 | ; back tab key | - |
| EB6E 7505 | 2142 |  | JNE | K45 | 1 HOT-bACK-TAB |  |
| EB70 bebodf | 2143 |  | mov | AX, 15*258 | ; SEt pseloo scan coode |  |
| EB73 Eb60 | 2144 |  | JHP | SHORT K57 | ; BUFFER_FILL |  |
| EB75 | 2145 | K45: |  |  | ; NOT-bACK-TAB |  |
| E875 3 C37 | 2146 |  | Chp | AL, 55 | ; PRINT SCREEN KEY |  |
| E877 7509 | 2147 |  | JNE | K46 | 3 MOT-PRINT-SCREEN |  |
|  | 2148 |  |  |  |  |  |
|  | 2149 | ;--- | Issue | terrupt to indicate pe | screen function |  |
|  | 2150 |  |  |  |  |  |
| EB79 b020 | 2151 |  | mov | AL.eni | ; END DF CURRENT INTERRUPT |  |
| Eb7e egro | 2152 |  | OUT | $020 \mathrm{H}, \mathrm{AL}$ | - so further thinges can happen |  |
| E870 CDO5 | 2153 |  | INT | 5 H | ; ISSUE PRINT SCREEN INTERRUPT |  |
| Ebif Eqocfe | 2154 |  | JMP | K27 | ; GO BACK withotr eoi occurring |  |
| Ebar | 2155 | K46: |  |  | ; MOT-PRINT-SCREEN |  |
| EB82 3C3b | 2156 |  | CMP | AL, 59 | ; FLINCTION KEYS |  |
| EB84 7206 | 2157 |  | J日 | K47 | ; NOT-UPPER-FLNCTION |  |
| EB86 Bb5se9 | 2158 |  | mov | BX, OFFSET K12 | ; UPPER CASE PSEU00 scar cooes |  |
| EBS9 E99100 | 2150 |  | JMP | K63 | ; translate_scan |  |
| Ebsc | 2160 | K47: |  |  | ; NOT-UPPER-FINCTIDN |  |
| EBBC Bbibe9 | 2161 |  | nov | BX, OFFSET K 11 | - peint to upper case table |  |
| EBeF ED40 | 2162 |  | JMP | SHORT KS6 | I dK, translate the char |  |
|  | 2163 |  |  |  |  |  |
|  | 2164 | :--- | keypad | keys, must test may lock | for determination |  |
|  | 2165 |  |  |  |  |  |
| E891 | 2166 | K40: |  |  | 1 KEYPAD-REGIOH |  |
| E891 F606170020 | 2167 |  | test | KB_FLAG,MM_StATE | 1 ARE HE IN MMH_LOCK |  |
| E8\% 7520 | 2168 |  | JNZ | K52 | - TEST FOR SURE |  |
| EB98 F606170003 | 2169 |  | TEST | KB_FLAG, LEFT_SHIFT+R | t_Shift i are we in shift state |  |
| EB90 7520 | 2170 |  | JNK | K53 | ; IF shifted, really hum state |  |
|  | 2171 |  |  |  |  | - |
|  | 2172 | 1--- | base | E FOR KEYPAD |  |  |
|  | 2173 |  |  |  |  |  |
| EB9F | 2174 | K49: |  |  | 1 base-case |  |
| E89F 3C4A | 2175 |  | CMP | AL. 74 | I SPECIAL CASE for a couple of keys |  |
| EBA1 7408 | 2176 |  | JE | K50 | 1 minus |  |
| EEA3 3C4E | 2177 |  | CMP | AL, 78 |  |  |
| EBAS 740c | 2178 |  | JE | K51 |  |  |
| EBA7 2647 | 2179 |  | 548 | 4L, 71 | - CONVERT ORIGIN |  |


| LOC OBJ | LINE | SOURC |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EEA9 Bb76Es | 2180 |  | now | EX, OFFSET K15 | - base case table |
| Ebac eb71 | 2181 |  | Jmp | SHORT K64 | - Convert to paeudo scan |
| EbAE | 2182 | K50: |  |  |  |
| ebae bardua | 2183 |  | Hov | AX, 74*256*'-1 | - Minus |
| Ebal ebrz | 2184 |  | JHP | SHOPT K57 | ; BUFFER_FILL |
| Ebe3 | 2185 | K51: |  |  |  |
| EB83 B62b4E | 2186 |  | Mov | AX, 78*256+**' | ; Plus |
| EbB6 EbID | 2187 |  | JMP | SHORT K57 | ; BUFFER_FILL |
|  | 2188 |  |  |  |  |
|  | 2189 | 1----- | mient | E Men lock, test shift st | tous |
|  | 2190 |  |  |  |  |
| Ebbs | 2191 | K52 : |  |  | ; alhost-muh-state |
| EBE8 F606170003 | 2192 |  | test | K日_FLAG, LEFT_SHIFT+RIEH | T_SHIFY |
| ebbd 75Ed | 2193 |  | JAK | K49 | ; shified temp oft of mut state |
| EbBF | 2194 | K53: |  |  | ; REALLY_MMM_State |
| EBbF $2 C 46$ | 2195 |  | sus | AL, 70 | ; convert origin |
| EBCI Bb6 9E9 | 2196 |  | Hov | BX, OFFSET K14 | ; min state table |
| EBC4 Ebob | 2197 |  | JMP | SHORT K56 | 3 TRANSLATE_CHAR |
|  | 2198 |  |  |  |  |
|  | 2199 | ;-...- | Plain | L LOWER CASE |  |
|  | 2200 |  |  |  |  |
| EBC6 | 2201 | K54: |  |  | ; MOT-SHXFT |
| EBC6 3C38 | 2202 |  | CMP | AL,59 | ; TEST FOR PUNCTION KEYS |
| EBC8 7204 | 2203 |  | JB | K55 | ; NOT-LOWER-FUNCTION |
| EbCA Boed | 2204 |  | mov | AL, 0 | ; scan cooe in ab alreagy |
| ebsc ebo 7 | 2205 |  | JMP | SHORT K57 | ; BUFFER_FILL |
| EBCE | 2206 | K55: |  |  | 3 NOT-LOWER-FUNCTION |
| Ebce beejes | 2207 |  | MOV | BX, OFFSET K10 | ; LC TABLE |
|  | 2208 |  |  |  |  |
|  | 2209 | 1----- | TRANSL | te the character |  |
|  | 2210 |  |  |  |  |
| EBD1 | 2211 | K56: |  |  | - translate-char |
| EBDI FECS | 2212 |  | DEC | AL | ; Convert origin |
| EBD3 $2 \mathrm{ED7}$ | 2213 |  | xlat | cs:Kıl | I Convert the scan cooe to ascil |
|  | 2214 |  |  |  |  |
|  | 2215 | 1----- | Plt CH | Racter into buffer |  |
|  | 2218 |  |  |  |  |
| EBD 5 | 2217 | K57: |  |  | ; buffer-fill |
| Eb05 3CFF | 2218 |  | CMP | AL,-L | I Is this an ienore char |
| EBD7 741F | 2219 |  | $J E$ | K59 | 1 YES, do nothing with it |
| EBD9 Bofeff | 2220 |  | CMP | AH. -1 | ; LOOK FOR -1 PSEUOO SCAN |
| EBDC 741A | 2221 |  | JE | K59 | ( HEAR_INTERRUPT_RETURH |
|  | 2222 |  |  |  |  |
|  | 2223 | ;----- | hanole | THE Caps lock problem |  |
|  | 2224 |  |  |  |  |
| ebde | 2225 | K5s: |  |  | ; BUFFER-FILL-NOTEST |
| EBDE F606170040 | 2226 |  | TEST | KB_FLAG, CAPs_State | ; are we in caps lock state |
| EBES 7420 | 2227 |  | J2 | $\times 61$ | - SKip if not |
|  | 2228 |  |  |  |  |
|  | 2229 | *-..-- | In caps | lock state |  |
|  | 2230 |  |  |  |  |
| EBES F606170003 | 2231 |  | TEST | KB_FLAG, LEFT_SHIf T+RIGH | t_shift ; test for shify state |
| ESEA 740F | 2238 |  | J2 | K60 | I IF MOT SHIFT, CONVERT LOWER TO UPPER |
|  | 2233 |  |  |  |  |
|  | 2234 | ;-*** | CONVER | mit Upper case to lower | Case |
|  | 2235 |  |  |  |  |
| E8EC 3841 | 2236 |  | CMP | AL, 'A' | 3 find out if alphabetic |
| EbeE 7215 | 2237 |  | J8 | K61 | ; MOT_CAPS_STATE |
| EbFO 3C5A | 2238 |  | CMP | AL, 'Z' |  |
| EbF2 7711 | 2239 |  | Ja | $\times 61$ | ; NOt_CAPS_STATE |
| E8F46420 | 2240 |  | ${ }_{40}$ | AL, 'a'-A' | ; comvert to lomer case |
| EbF6 Ebid | 2241 |  | JMP | SHORT K6L | 3 MOT_CAPS_STATE |
| EbFs | 2242 | K59: |  |  | - HEAR-INTERRUPT-RETURN |
| EbFE E95EFE | 2243 |  | MP | K26 | ; INTERRUPT_RETURN |
|  | 2244 |  |  |  |  |
|  | 2245 | 3--..- | CONVER | MAY LOWER CASE TO UPPER | case |
|  | 2246 |  |  |  |  |
| EbFB | 2247 | K60: |  |  | 1 LOWER-TO-UPPER |
| EbFb 3c61 | 2248 |  | CHP | AL, 'm' | ; FINO OUT IF ALPWABETIC |
| EbFD 7206 | 2249 |  | Jo | K61 | ; NOT_CAPS_state |
| EbfF 3c7a | 2250 |  | chp | AL, 'z' |  |
| ECO1 7702 | 2251 |  | JA | K61 | ; NOT_CAPS_STATE |
| ECO3 2 CaO | 2252 |  | sue | AL, '0'-'A' | - Convert to upper case |
| ECO5 | 2253 | K61: |  |  | ; NOT-CAPS-STATE |
| ECOS beieicoo | 2254 |  | mov | EX, QUFFER_TAIL | 3 get the emd pointer to the euffer |
| ECO9 ebf3 | 2255 |  | nov | SI, BX | ; save the value |
| ECOB E863FC | 2256 |  | CALL | $k 4$ | : adyance the tail |




| ECBI | 2407 | J3: |  | BAD_COTHAND |
| :---: | :---: | :---: | :---: | :---: |
| EC81 6606410001 | 2406 | nov | DISKETTE_STATUS, BAD_CMD | ; ERROR CODE, No sectiors transferred |
| EC86 C3 | 2409 | RET |  | ; URDEFINED OPERATION |
|  | 2410 | J1 EMOP |  |  |
|  | 2411 |  |  |  |
|  | 2412 | :----- RESET THE diskette syster |  |  |
|  | 2413 |  |  |  |
| ECB7 | 2414 | disk_reset | PROC NEAR |  |
| ecbe baf 203 | 2415 | H0V | DX, 03F2H | I ADAPTER CONTROL PORT |
| ECBA FA | 2416 | CLI |  | 1 NO INTERPUPTS |
| ECBE A03F00 | 2417 | Hov | AL, HOTOR_STATUS | ; WHICH HOTOR IS ON |
| ECBE Blos | 2418 | MOV | CL, 4 | I SHIFT COUNT |
| ECCD D2EO | 2419 | 3AL | AL,CL | ; hove motor value to hieh hybble |
| ECC2 A820 | 2420 | test | AL, 20H | 1 SElect corresponoing drive |
| ECC4 750 C | 2421 | JNZ | J5 | ; JUMP IF MOTOR ONE IS ON |
| ECCS A840 | 2422 | test | AL, 40H |  |
| ECCe 7506 | 2423 | JNZ | J4 | ; JIMP IF MOTOR THO IS Ow |
| ecca abso | 2424 | TEST | AL, 80H |  |
| ECCC 7406 | 2425 | Jz | J6 | - Jutip if motor zero is on |
| ECCE FECO | 2426 | INC | AL |  |
| ECDO | 2427 | J4: |  |  |
| ECOO Feco | 2426 | INC | AL |  |
| ECD2 | 2429 | J5: |  |  |
| ECDE FECO | 2430 | INC | AL |  |
| ECDG | 2431 | 16: |  |  |
| ECO4 OCOB | 2432 | OR | AL, 8 | ; turn on interrupt enable |
| ECDG EE | 2433 | OUT | DX,AL | ; reset the adapter |
| ECD7 C6063E0000 | 2434 | MOV | SEEK_status,0 | ; set recal required on all drives |
| ECOC C606410000 | 2435 | MOV | OISKETIE_STATUS,0 | - set dk status for diskette |
| ECE1 OCO4 | 2436 | OR | AL, 4 | ; turn off reset |
| ECE3 EE | 2437 | OUT | OX,AL | ; turn off the reset |
| ECE4 FB | 2438 | STI |  | ; beenable the interrupts |
| ECES Eeza02 | 2439 | call | CHK_STAT_2 | ; do sense interrupt status |
|  | 2440 |  |  | ; following reset |
| ECEE 104200 | 2441 | MOY | al,nec_status | ; ignore error return and do oun test |
| ECEB 3CCO | 2442 | CMP | AL, DCOH | - test for drive ready transition |
| ECED 7406 | 2443 | Jz | J7 | ; Everything ok |
| ECEF EOOE430020 | 2444 | OR | diskette_status, bad_mec | , SEt error code |
| ECF4 4 | 2445 | REt |  |  |
|  | 2446 |  |  |  |
|  | 2447 | ;----- SEND SPECIFY Command to hec |  |  |
|  | 2448 |  |  |  |
| ECF5 | 2449 | J7: |  | ; drive_ready |
| ECF5 5403 | 2450 | mov | AH, ${ }^{\text {O }}$ H | 1 Specify cormand |
| ECF7 E44701 | 2451 | CALL | nec_outpur | 1 סUTPUT THE COMmand |
| ECFA BBOLOO | 2452 | Hov | BX, 1 | 1 first ayte park in block |
| ECFD E86CO: | -2453 | CALL | GET_PARN | 1 TO THE NEC CONTROLLER |
| E000 BB0300 | 2454 | mov | BX, 3 | 1 SECOND byte parm in block |
| E003 E86601 | 2455 | call | EEt_Parm | - TO THE NEC COntroller |
| EDO6 | 2456 | J8: |  | ; RESET_RET |
| E006 C3 | 2457 | RET |  | 1 Return to caller |
|  | 2458 | DISK_RESET | EndP |  |
|  | 2459 |  |  |  |
|  | 2460 | ------ DISKETJ | status routine |  |
|  | 2461 |  |  |  |
| ED07 | 2462 | disk_status | Proc near |  |
| ED07 404100 | 2463 | mov | AL,disketie_status |  |
| edoa c3 | 2464 | RET |  |  |
|  | 2465 | DISK_STATUS | EMDP |  |
|  | 2466 |  |  |  |
|  | 2467 | ;----- orskett | Read |  |
|  | 2468 |  |  |  |
| EDO8 | 2469 | disk_read | proc mear |  |
| EDDB BO46 | 2470 | Hov | AL, 046H | 3 Read cormand for dha |
| EDDD | 2471 | J9: |  | ; OISK_read_cont |
| EDDD E8B801 | 2472 | call | dma_setup | ; SEt up the diu |
| ED10 B4E6 | 2473 | Hov | ${ }^{\text {AH, OEGH }}$ | 3 SET UP RD command for nec Controller |
| ED12 EB36 | 2474 | JMP | SHORT RN_OPN | ; go do the operation |
|  | 2475 | disk_read | endp |  |
|  | 2476 |  |  |  |
|  | 2477 | :---- biskert | verify |  |
|  | 2478 |  |  |  |
| EDI4 | 2479 | DISK_VERF | Proc near |  |
| E014 8042 | 2480 | Hov | AL, 042H | - verify command for dma |
| EDI6 EbF5 | 2401 | SHP | 19 | ; do as if drsk read |
|  | 2482 | OISK_VERF | ENDP |  |
|  | 2483 |  |  |  |

A-36 System BIOS

| LOC OBJ | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 2484 | :----- DISKETTE | FORmAT |  |
|  | 2485 |  |  |  |
| EDIE | 2486 | DISK_format | frroc near |  |
| EDIs anat3Fdoso | 2487 | OR | MOTOR_STATUS,AOH | 1 indicate mrite operation |
| EDID B09a | 2488 | mav | AL, 04.4 H | 1 WILL WRITE TO THE DISKETTE |
| EDif ebabol | 2489 | call | DMA_SETUP | ; set up the dma |
| ED22 8440 | 2490 | Mov | AH, 040H | I Establish the format cortand |
| E024 Eb24 | 2491 | JMP | SHORT RW_OPN | 1 do the operation |
| ED26 | 2492 | 110: |  | - CONTIMUATION OF RMLOPN FOR FMT |
| ED26 8B0700 | 2493 | Hov | $8 \mathrm{Ex}, 7$ | ; get the |
| EDas Eatdot | 2494 | call | GET_PARM | 3 bytes/sector value to nec |
| ED2C Bb0900 | 2495 | Hov | BX, 9 | ; Get the |
| ED2F Eesaial | $24 \%$ | Call | OET_PARM | - sectors/track value to nec |
| ED32 beafoo | 2497 | Hov | BX, 15 | 3 GET THE |
| ED35 E83401 | 2498 | call | EET_PARM | 3 gap lemgth value to mec |
| ED38 B81100 | 2499 | Hov | BX, 17 | - Get the filler byte |
| Edse E9abod | 2500 | JMP | J16 | TO THE CONTROLLER |
|  | 2501 | DISK_FORMAT | EndP |  |
|  | 2502 |  |  |  |
|  | 2503 | :----- DISKETTE WRITE RDUTINE |  |  |
|  | 2504 |  |  |  |
| ED3E | 2505 | DISK_MRITE | PROC NEAR |  |
| ED3E E0DE3F0080 | 2506 | OR | HOTDR_STATUS,80N | indicate mrite operation |
| ED43 B04A | 2507 | Mov | AL, 04AH | ; dMa mpite cortiano |
| ED45 E88001 | 2508 | call | DMA_SETUP |  |
| E048 8465 | 2509 | Hov | $\mathrm{AH}^{\mathrm{O}} \mathrm{OCSH}$ | nec Commano to meite to diskette |
|  | 2510 | OISK_hrite | ENDP |  |
|  | 2511 |  |  |  |
|  | 2512 | ;---- ALLON hrite routine to fall into rend |  | Rm_OPN |
|  | 2513 |  |  |  |
|  | 2514 |  | ------------------- | ------------*-------- |
|  | 2515 | - RW_OPN |  | : |
|  | 2516 | 1 THIS ROU | OUTINE PERFORTS THE READ/WR | rite/verify operation |
|  | 2517 |  |  |  |
| ED9A | 2518 | RN_OPN PROC | near |  |
| ED4A 7308 | 2519 | JMC | 311 | 3 TEST FOR OMA ERROR |
| ED4C 6606410009 | 2520 | Hov | OLSKETTE_STATUS, dMA_ BOUND | OARY I SET ERROM |
| E051 8000 | 2521 | mav | AL,O | ; NO SECTORS TRANSFERRED |
| ED53 E3 | 2522 | RET |  | return to main routine |
| ED54 | 2523 | J11: |  | : DO_RH_OPN |
| 50 | 2524 | Push | ax ; | ; save the cortand |
|  | 2525 |  |  |  |
|  | 2526 | :----- TURH On | the motor and select the did | DRIVE |
|  | 2527 |  |  |  |
| E0S5 51 | 2528 | PUSH | CX | - SAVE THE T/S Parts |
| ensb baca | 2529 | Hov | CL,DL | 1 get drive member as shift count |
| ED5 8001 | 2530 | nov | AL, 1 | , MASK FOR DETERMINING MOTOR BIT |
| ED5A d2eo | 2531 | SAL | AL,CL | , SHIFT THE MASK BIT |
| EDSC FA | 2532 | CLI |  | : MO INTERRUPTS While determining |
|  | 2533 |  |  | - motor status |
| EDSD C6064000FF | 2534 | mov | MOTRR_COUNT, OFFH | SEt large count ouping operation |
| E062 84063 F00 | 2535 | test | AL, MOTDR_STATUS | test that motor for operating |
| ED66 7531 | 2536 | JHz | ${ }^{1} 4$ | - IF RUNHING, SKIP THE hait |
| ED68 80263F0DFO | 2537 | and | MDTOR_status, 0 Of | - tuan off all hotor bits |
| ED60 00063F00 | 2538 | OR | motor_status,al | - TURN ON TME CURRENT hoton |
| ED71 FB | 2539 | STI |  | - interrupts back on |
| ED72 8010 | 2540 | Hov | AL, ${ }^{\text {OH }}$ | ; Mask sit |
| ED74 deeo | 2541 | SAL | ALICL | I develop bit mask for motor emable |
| ED76 OAC2 | 2542 | OR | AL, OL | , get drive select bits in |
| ED78 0coc | 2543 | OR | AL, OCH | ; ho reset, emable dmaint |
| ED7A 52 | 2544 | Push | DX | ; save reg |
| ED7B BAF203 | 2545 | mov | DX,03F2H ; | ; Control port adoress |
| ED7E EE | 2546 | OUT | DX,AL |  |
| ED7F 54, | 2547 | POP | 0x ; | ; recoyer registers |
|  | 2548 |  |  |  |
|  | 2549 | ;----- WIIT FOR | motor if mpite operation |  |
|  | 2550 |  |  |  |
| EDB0 Fbob 3 Pasd | 2551 | TEST | MOTOR_STATUS, AOH ; | - is this a meite |
| EDA5 7412 | 2552 | Jz | 114 | 3 NO, CONTINUE MITHOUT MAET |
| ED87 B81400 | 2553 | Hov | BX, 20 | - get the motor mait |
| edsa esofoo | 2554 | call | GET_PARM | PARAMETER |
| edbo oak | 2555 | OR | AH, AH ; | - test for ho hait |
| EDBF | 2556 | J12: |  | TEST_HAIT_TIME |
| ED8F 7408 | 2557 | $J 2$ | J14 | EXIT WITH TIME EXPIRED |
| ED91 2BC9 | 2558 | sub | cx, cx ; | SET UP 1/8 secono loop time |
| E093 | 2559 | 113: |  |  |
| E093 ERFE | 2560 | Loop | J33 ; | - Wait for the required time |


| LOC OBJ | LINE | SOUR |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E095 fece | 2561 |  | dec | AH | I decrement time value |
| ED97 E8F6 | 2562 |  | JMP | 312 | I ARE We done yet |
| ED99 | 2563 | J14: |  |  | I MOTOR_RUNNING |
| E099 FB | 2564 |  | STI |  | I INTERRUPTS back on for eypass mait |
| ED94 59 | 2565 |  | POP | cx |  |
|  | 2566 |  |  |  |  |
|  | 2567 | ;----- do the seek operation |  |  |  |
|  | 2568 |  |  |  |  |
| E09B E8dFeo | 2569 |  | call | sexx | I HOVE TO CORRECT TRACK |
| Euse 58 | 2570 |  | PDP | NX | 3 Recover cormano |
| ED9F 8AFC | 2571 |  | mav | BH, AH | ; save cormand in bh |
| edal bgod | 2572 |  | mov | OH,O | ; set no sectors read in case of error |
| EDA3 724B | 2573 |  | Jc | 117 | - IF ERROR, then exit after motor off |
| EDAS BEFOED90 | 2574 |  | mov | SI, OFFSET 117 | : duntir deturn on stack for nec_output |
| EDA9 56 | 2575 |  | PUSH | sr | - so that it mill return yo motor off |
|  | 2576 |  |  |  | - LDCATION |
|  | 2577 |  |  |  |  |
|  | 2578 | :----- send out the parameters to the |  |  | COWtroller |
|  | 2579 |  |  |  |  |
| Edan E89400 | 2580 |  | call | NEC_OUTPUT | : OUTPUT THE OPERATION COMMAND |
| EDAD OA6601 | 2581 |  | mov | AH, ( BP+1] | : get the current head muteer |
| EDBO DOE4 | 2582 |  | SAL | AH, 1 | ; hove it to bit 2 |
| EDB2 DOE4 | 2583 |  | SAL | AH, 1 |  |
| EDB4 80E404 | 2584 |  | ANO | AH,4 | : isolate that bit |
| EDB7 0aEz | 2585 |  | OR | AH, DL | ; OR IN The drive menber |
| ED89 E80500 | 2586 |  | call | Hec_output |  |
|  | 2587 |  |  |  |  |
|  | 2588 | ------ TEsy F |  | format comitano |  |
|  | 2589 |  |  |  |  |
| EDBC $80 F F 40$ | 2590 |  | CMP |  | BH, 040 OH | - is this a format operation |
| EDBF 7503 | 2591 |  | JNE | $J 15$ | - NO. CONTINUE WITH R/WN |
| EDC1 E\%RFF | 2592 |  | MMP | J10 | ; if so, handle special |
| EDC4 | 2593 | J15: |  |  |  |
| edch anes | 2594 |  | Mov | $\mathrm{AH}_{\mathrm{C}}^{\mathrm{CH}}$ | - cylimder mumber |
| EDCE Ea7800 | 2595 |  | call | NEC_OUTPUT |  |
| EDC9 846601 | 2596 |  | nov | AN, (BP+b) | ; head mhteer from stack |
| EDCC Ea7200 | 2597 |  | call | NEC_OUTPUT |  |
| EDCF BAEI | 2598 |  | nov | AH.CL | ; sector matber |
| EDDI E86000 | 2599 |  | call | NEC_OUTPUT |  |
| E004 880700 | 2600 |  | Hov | BX, 7 | : bytes/sector parm from block |
| EdD7 E89200 | 2601 |  | call | GET_PARH | ; to the nec |
| EDDA Beopod | 2602 |  | nov | BX,9 | - EOt park fron block |
| EDDD E8ECOO | 2603 |  | call | get_parm | 1 TO THE NEC |
| EdE0 broboo | 2604 |  | HOV | Bx, 11 | : gap lemgth parh from block |
| EDE3 E80600 | 2605 |  | Cabl | GET_PARM | - to the mec |
| EDE6 B80000 | 2606 |  | nov | BX, 13 | ; dtl park froh block |
| EDE9 | 2607 | J16: |  |  | ; RW_OPN_FINISH |
| EDE9 E88000 | 2608 |  | call | 6ET_PARM | - to the nec |
| EDEC 5 E | 2609 |  | POP | 31 | ; can mow discaro that dumy |
|  | 2610 |  |  |  | ; RETURN ADDRESS |
|  | 2611 |  |  |  |  |
|  | 2612 | ;----- let the operation happen |  |  |  |
|  | 2613 |  |  |  |  |
| EDED E84301 | 2614 |  | call | WAIt_INT | ; hait for the interrupt |
| EDFO | 2615 | J17: |  |  | ; Motor_off |
| EDFO 7245 | 2616 |  | $x$ | J21 | - LDOK FDR ERROR |
| EDF2 E87401 | 2617 |  | CALL | Results | - get the nec status |
| EDF5 723F | 2618 |  | Jc | J20 | - LOOK FOR ERROR |
|  | 2619 |  |  |  |  |
|  | 2620 | s----- check the results returned by the controller |  |  |  |
|  | 2621 |  |  |  |  |  |  |
| EDF7 FC | 2622 |  | cLo |  | - set the cornect direction |
| EDF8 EE4200 | 2623 |  | nov | SI, OFFSET NEC_Status | - point to status fielo |
| EDFs ac | 2624 |  | Loos | nec_status | ; GET STO |
| EDFC 24 CO | 2625 |  | 4 NO | AL, OCOH | - test for normal termimation |
| EDFE 7438 | 2626 |  | J2 | J22 | ; ORN_DK |
| EEDO 3C40 | 2627 |  | CMP | AL, 040 OH | - test ror abmopmal terhimation |
| EEO2 7529 | 2628 |  | JNZ | J18 | ; not abmormal, edo nec |
|  | 2629 |  |  |  |  |
|  | 2630 | :----- גBnorth |  | TERMINATION, find oft wir |  |
|  | 2631 |  |  |  |  |
| EE04 AC | 2632 |  | Loos |  | nec_status | ; get sti |
| EE05 doeo | 2633 |  | SAL | AL. 1 | 1 test for eot founo |
| EE07 8404 | 2634 |  | Mov | AH,RECORD_NOT_FND |  |
| EE09 7224 | 2635 |  | $\pm 6$ | J19 | 1 RW_FAIL |
| eede doeo | 2636 |  | SAL | AL, 1 |  |
| efod doeo | 2637 |  | SAL | AL, 3 | 1 TEST FOR CRC ERROR |



System BIOS A-39




| LOC OBJ | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: |
| EF57 | 2947 | ORG | OEF5T |  |
| EF57 | 2948 | DISX_INT | Proc Far |  |
| EF37 Fb | 2949 | Sti |  | 1 RE ENABLE INTERRUPTS |
| EF58 1E | 2950 | Pust | DS |  |
| EF59 50 | 2951 | Push | ${ }^{4} \times$ |  |
| EFSA EbFCOA | 2958 | call | D0s |  |
| EFSO SODE3E0080 | 2953 | OR | SEEX_StATUS, int_flag |  |
| EF62 B020 | 2954 | Hov | AL, 2 OH | - ELD OF Interrupt marker |
| EF64 E620 | 2955 | OUT | 20H,AL | - interrupt control port |
| EF66 58 | 2956 | POP | ${ }_{4 X}$ |  |
| EF67 1 1 | 2957 | POP | DS | 3 Recover system |
| EF60 CF | 2958 | Iret |  | I RETURN FROM interrupt |
|  | 2959 | DISK_INT | EMDP |  |
|  | 2960 | 1----------- | ------ | -------------------------- |
|  | 2961 | - RESULTS |  |  |
|  | 2962 | THIS RD | OUTINE WILL REND ANTTHING | that the nec controller has |
|  | 2963 | to say | FOLLOWING AN INTERRUPT, |  |
|  | 2964 | I INPUT |  |  |
|  | 2965 | ; NOME |  |  |
|  | 2966 | ; OUTPUT |  |  |
|  | 2967 | $\mathrm{cr}=0$ | successful trahsfer |  |
|  | 2968 | $\mathrm{cr}=1$ | failure -- time out in wh | maiting for status |
|  | 209 |  | fus area has status byte | loaded into it |
|  | 2970 | (AH) DE | stroyed |  |
|  | 2971 | 1------------ |  |  |
| EF69 | 2972 | RESULTS PROC | near |  |
| EF69 FC | 2973 | CLD |  |  |
| EF6A BF4200 | 2974 | nov | di, offset nec_status | I Pointer to data mrea |
| EFGD 51 | 2975 | PUSH | cx | : save counter |
| EF6E 52 | 2976 | PUSH | DX |  |
| EF6F 53 | 2977 | PUSH | BX |  |
| EF70 B307 | 2978 | Hov | BL, 7 | 1 max status bytes |
|  | 2979 |  |  |  |
|  | 2980 | B----- MAIt for | REquest for master |  |
|  | 2981 |  |  |  |
| EF72 | 2982 | 138: |  | 3 INPUT_LOOP |
| EF72 3309 | 2983 | X09 | CX, cx | ; COUNTER |
| EF74 BAF403 | 2984 | Hov | DX,03F/4H | ; status port |
| EF77 | 2985 | 139: |  | - hait for master |
| EFF7 EC | 2986 | IN | AL, DX | - cet status |
| EF78 4880 | 2987 | test | AL, OBOH | - master remoy |
| EF7A 750C | 2988 | JNE | J40^ | - testroir |
| EF7C E2F\% | 2969 | Loop | J39 | i mait_master |
| EF7E S00E410080 | 2990 | OR | DISKETTE_STATUS, TIME_DUT |  |
| EFP3 | 2991 | J40: |  | - RESULTS_ERROR |
| EF83 99 | 2992 | ste |  | - SEt ERRDR RETURN |
| EFB4 5B | 2993 | pop | BX |  |
| EF85 5A | 2994 | pop | OX |  |
| EFS6 59 | 2985 | POP | cx |  |
| EF87 ${ }^{\text {c3 }}$ | 2906 | RET |  |  |
|  | 2897 |  |  |  |
|  | 2908 | i----- test the | direction bit |  |
|  | 2999 |  |  |  |
| EFPs | 3000 | J40A: |  |  |
| EFbs EC | 3001 | ${ }^{\text {in }}$ | AL, DX | , get status reg again |
| EFAOM040 | 3002 | test | Al, 040 H | ; test diametion bit |
| EF88 7507 | 3003 | JNZ | J42 | ; OK to reao status |
| EFAD | 3004 | J41: |  | ; NEC_FAIL |
| EF80 800E410020 | 3005 | OR | DISKETTE_StATUS, BAD_hec |  |
| EF92 Ebef | 3006 | JMP | 140 | 3 RESULTS_ERROR |
|  | 3007 |  |  |  |
|  | 3000 | 3-*--- READ IN T | he status |  |
|  | 3009 |  |  |  |
| EF94 | 3010 | J42: |  | input_stat |
| EF9442 | 3011 | ne | DX | ; POINT at data port |
| EF95 EC | 3012 | IN | AL, DX | ; Get the oata |
| EF\% 8805 | 3013 | MOV | IDII,AL | ; Store the byte |
| EF9847 | 3014 | Inc | dx | ; increment the pointer |
| EF99 b90ado | 3015 | nov | Cx. 10 | 1 Loop to kill time for nec |
| EFSC E2FE | 3016 | J43: L00p | J43 |  |
| EF9E 4A | 3017 | DEC | DX | 3 point at status pogt |
| EFPF EC | 3018 | IN | AL, DX | ; get status |
| EFAO A0lo | 3019 | TEst | AL, Ofoh | ; test for nec still busy |
| EFA2 7406 | 3020 | Jz | 344 | ; RESULTS dowe |
| EFA4 FECB | 3021 | DEC | B1 | ; decrehent the status counter |
| EFA6 7SCA | 3022 | JNZ | J38 | ; GO BACK FDR HORE |





| 3254 | 1 | (EH) = ATtribute to be used on blank line |
| :---: | :---: | :---: |
| 3255 | - |  |
| 3256 | * | Character hanoling routines |
| 3257 | 1 |  |
| 3258 | 1 | (AH) $=8$ READ ATTRIBUTE/CHARACTER AT CURRENT CURSOR POSIYION |
| 3259 | ! | (BH) = display page (Valio for alpha modes only) |
| 3260 | 1 | ON EXIT: |
| 3261 | 1 | (AL) - Chas read |
| 3262 | ; | (AH) = ATTRIBUTE OF CHARACTER READ (ALPHA MOOES ONLY) |
| 3263 | 1 | $($ AH) $=9$ MRITE ATTRIEUTE/CHARACTER AT CLRRENT CURSOR POSITION |
| 3264 | ; | (Bh) = DISPlay page (Valid for alpha modes only |
| 3265 | 3 | (CX) = COUNT OF Characters to meite |
| 3866 | ${ }^{3}$ | (AL) = CHAR TO MRITE |
| 3267 | ; | (BL) = ATTRIEUTE OF CHARACTER (ALPHA)/COLOR OF CMAR |
| 3268 | ; | (GRAPHICS) |
| 3269 | 3 | SEE MOTE ON MRITE dot for sit 7 OF BL $=1$. |
| 3270 | ; | (AH) = 10 hrite character cely at Curpent Cursor position |
| 3271 | ; | (BH) = display page ivalid for alpha mooes only |
| 3272 | ; | (EX) = COUNT OF CHARACTERS TO MRITE |
| 3273 | b | (AL) E CHAR TO WRITE |
| 3274 | * | FOR REAOARITE CHARACTER INTERYACE WHILE IN ERAPHICS HODE, THE |
| 3275 | 1 | characters are formed from a character generator image |
| 3276 | ; | MAINTAIMED IN THE SYSTEM ROM. ONLY THE LST 128 Chars |
| 3277 | ; | are contained there. to readmorite the second 128 |
| 3278 | - | Chars, the user must ynitialize the pointer at |
| 3279 | 1 | INTERRUPT IFH (LOCATION Q007CH) TO POINT TO THE IK EYTE |
| 3280 | 1 | table containing the code points for the second |
| 3281 | 1 | 128 CWARS (128-255). |
| 3282 | 1 | FOR WRITE CHARACTER INTERFACE IN ERAPNICS MODE, THE REPLICATION |
| 3283 | 1 | FACTOR CONTAINED IN (CX) ON EMIRY MILL produce valid |
| 3284 | 1 | results only for characters contained on the sahe row. |
| 3285 | 1 | CONTINUATION TO Sucteeding lines hill not proouce |
| 3266 | 1 | CDRRECTLY. |
| 3287 | 1 |  |
| 3288 | 1 | GRAPMICS INTERFACE |
| 3289 | ; | (גH) = 11 3ET COLOR PALETTE |
| 3290 | 3 | (BH) = PALETTE COLOR ID BEING SET (0-127) |
| 3291 | - | (8L) = COLGR Value to be used hith that color id |
| 3292 | ! | MOTE : FOR THE CUPRENT COLOR CARD, THIS EMTRY POINT |
| 3293 | ! | HAS MEANING ONLY FOR 320x200 enaphics. |
| 3294 | b | COLOR ID $=0$ SELECTS THE BACKGROUND COLO $10-15$ |
| 3295 | ' | COLOR ID $=1$ SELECTS THE PALETTE TO BE USED: |
| 329 | - | $0 \times$ GREEN $11 /$ RED ( 2 )/YELLOW(3) |
| 3297 | - |  |
| 3298 | 1 | IN 40X25 DR a0x25 ALPHA MOOES, the value set |
| 3299 | 1 | For palette color o mmoicates the |
| 3300 | 1 | border color to be used tvalues do-31, |
| 3301 | 1 | merere 16-3i select the hien intensity |
| 3302 | 1 | BACKEROUN SET. |
| 3303 | ; | (AH) $=12$ hrite dot |
| 3304 | b | (EX) = ROW MRTBER |
| 3305 | $t$ | (CX) = COLUWN MUMBER |
| 3306 | ; | (al) = colon value |
| 3307 | - | IF bit 7 OF al $=1$, then the color value is |
| 3308 | 3 | EXCLUSIVE OR'D WITH THE Current cortents of |
| 3309 | ; | THE DOT |
| 3310 | - | (AH) $=13$ READ DOT |
| 3311 | - | $(D X)=$ ROW MHPEER |
| 3312 | 1 | $(C X)=$ COLUN NUMEER |
| 3313 | 1 | (AL) RETURMS the dot read |
| 3314 | 1 |  |
| 3315 | 1 AscII | TELETYPE ROUTINE FOR OUTPUT |
| 3316 | 1 |  |
| 3317 | 1 | (AH) a 14 moite teletype to active page |
| 3318 | 1 | (AL) = Char to mitte |
| 3319 | 1 | (BL) = FOREEROUND CDLOR IN ERAPHICS HODE |
| 3320 | 1 | MOTE -- SCREEN MIDTH IS CONTROLLED BY PREVIOUS HOOE SET |
| 3321 | 3 |  |
| 3322 | 3 | (AH) = 15 Current video state |
| 3323 | 3 | RETURNS THE CURREHT VIDEO STATE |
| 3324 | $t$ | (AL) = MOOE CURRENTLY SET ( SEE AH=0 FOR EXPLANATION) |
| 3325 | 1 | $($ AH) = Mumber of character columis on screen |
| 3386 | - | (BH) = CURRENT ACTIVE display page |
| 3327 | , |  |
| 3326 | 1 C | C3, 3S,dS, ES, BX,CX, DK preseryed durimg cail |
| 3329 | 1 A | ALL OTHERS DESTROYED |
| 3330 |  |  |




| FOF 250 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  | 3428 |  |  |  |
|  | 3429 | H--.- C_REG_TAB |  |  |
|  | 3430 M |  |  |  |
| F9F4 | 3431 | M7 Label | byte | : table of hook sets |
| F0F4 2 C | 3432 | DB | $2 \mathrm{CH}, 28 \mathrm{H}, 2 \mathrm{DH}, 2 \mathrm{SH}, 2 \mathrm{AH}, 2 \mathrm{EH}$, | 1EH, 2 ¢ ${ }^{\text {H }}$ |
| FOF5 28 ( ${ }^{\text {a }}$ |  |  |  |  |
| FOFG 20 |  |  |  |  |
| FOF 729 |  |  |  |  |
| FOFE 2 A |  |  |  |  |
| Forg 2 E |  |  |  |  |
| FOFA LE |  |  |  |  |
| FOFB 29 |  |  |  |  |
|  | 3433 |  |  |  |
| FoFC | 3434 | SEt_riode | Proc near |  |
| FOFC BAD403 | 3435 | nov | 0X, 0304H | ADDRESS OF COLOR CARD |
| FOFF B300 | 3436 | mov | 8L,0 | ; mdoe set for color caro |
| F101 93FF30 | 3437 | ckp | DI, 30 H | ; is me cahu installed |
| F104 7506 | 3436 | JNE | ms | ; OK HITH COLOR |
| F106 8007 | 3439 | nov | AL, 7 | - ihoicate en card moog |
| F100 B2B4 | 3440 | Mov | DL, OBGA | - adoress of bu caro (384) |
| floa fecz | 3441 | Inc | BL | ; MOOE SET Hor sw caro |
| Fioc | 3442 | m8: |  |  |
| Floc aleo | 3443 | Hov | AH, AL | - save mooe in ah |
| Floe ar 2900 | 3444 | Hov | CRT_HCOE, al | ; save in global variable |
| F112 99166300 | 3445 | HOV | ADDR_6845, DX | ; save adoress of base |
| F115 LE | 3446 | PUSH | 03 | ; save pointer to data segment |
| F116 50 | 3447 | Push | AX | ; save hode |
| $F 11752$ | 3448 | PUSH | DX | ; save dutput port value |
| F118 83c204 | 3449 | ado | 0x,4 | ; POINT TO COMtrol registen |
| F11B eac3 | 3450 | MOV | AL, BL | ; get mooe set for card |
| F110 EE | 3451 | OUT | DX,AL | reset video |
| F11E 5A | 3452 | POP | DX | ; back to base regrster |
| F11F 2BCO | 3453 | sub | dx, $A x$ | 1 SET UP FOM ABSO SEGMENT |
| Fl21 8eds | 3454 | hov | DS, Ax | ; ESTABLISH VECTOR TABLE Adoressing |
|  | 3455 | ASSUME | DS:A8so |  |
| F123 65187400 | 3456 | tos | BX, PARH_PTR | ; get pointer to video parhs |
| F12750 | 3457 | POP | ${ }^{\text {ax }}$ | - recover parits |
|  | 3450 | assume | DS: COOE |  |
| F128891000 | 3459 | Hov | CX. $\mathrm{MS}_{4}$ | 3 Length of each ron of table |
| F12B 60 Fc 02 | 3460 | CMP | AH. 2 | 3 determine mich one to use |
| F12E 7210 | 3461 | Je | M9 | 3 HODE IS 0 OR 1 |
| F130 0309 | 3462 | ADD | BX, CX | ; hove to next row of init tamle |
| F132 80FC04 | 3463 | cmp | AH,4 |  |
| F135 7209 | 3464 | 3 c | M9 | 1 Hode is 2 Of 3 |
| F137 0309 | 3465 | ADD | BX, CX | 1 move to graphics row of init_table |
| F139 80FC07 | 3466 | CMP | AH, 7 |  |
| F13C 7202 | 3467 | Jt | H9 | 1 mdoe is 4,5, Of 6 |
| F13E 0309 | 3468 | ADD | BX,CX | 1 MOVE TO BH CARO ROW OF INIt_thble |
|  | 3469 |  |  |  |
|  | 3470 | :----- bx points to correct row of initialization table |  |  |
|  | 3471 |  |  |  |
| F140 | 3472 | H: |  | ; OUT_INIT |
| F140 50 | 3473 | PUSH | AX | ; SAVE Hode in ah |
| F141 32E4 | 3474 | XOR | AH,AH | ; ah will serve as register |
|  | 3475 |  |  | ; mmeer ouring loop |
|  | 3476 |  |  |  |
|  | 3477 | ------ Loop throush table, outputiting reg |  | eg adoress, then value from table |
|  | 3478 |  |  |  |
| $F 143$ | 3479 | H10: |  | - init loop |
| F143 8aC4 | 3480 | Hov | AL, AH | - Get 6845 negister mmber |
| F145 EE | 3481 | DUT | DX,AL |  |
| F146 42 | 3482 | INC | DX | ; point to data port |
| F147 FEC4 | 3483 | Inc | ${ }_{\text {AH }}$ | ; next register value |
| F1498407 | 3484 | Hov | AL, [BX) | - gey table value |
| F148 EE | 3485 | OUT | DX,AL | ; OUY to CHIP |
| F24C43 | 3486 | INC | BX | - next in table |
| F140 44 | 3407 | DEC | DX | - back to pointer register |
| F14E E2F3 | 3488 | L00p | M10 | do the hhole table |
| F150 58 | 3489 | POP | ax | , bet mode back |
| F151 1F | 3490 | POP | DS | recover segment value |
|  | 3491 | ASSLME | DS: data |  |
|  | 3492 |  |  |  |
|  | 3493 | ;----- Fill regen area with blaw |  |  |
|  | 3494 |  |  |  |
| 1523 33FF | 3495 | XOR | DI,DI I | SET UP Pdinter for regen |






| LOC | 08J | LINE SOURCE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 03FD | 3802 | 20D | DI, BP | 1 POINT TO mext line in block |
|  | FECC | 3803 | DEC | AH | 3 COUNT OF LINES TO Hove |
| F2BC | 75F5 | 3804 | JHZ | N2 | 1 RON_LCOP |
| F2BE |  | 3005 | N3: |  | 1 CLEAR_ENTRY |
| F2be |  | 3806 | POP | ${ }_{2 x}$ | 1 RECOVER ATtribute in nh |
| F28F | 8920 | 3807 | Hov | AL, ' ' | ; Fill hith blanks |
| F2C1 |  | 3808 | N4: |  | - CLEAR_LOOP |
| F2Cl | E86D00 | 3809 | call | N11 | - clear the row |
| F2C4 | 03FD | 3810 | 400 | Dr, BP | - Point to next line |
| F2C6 | FECB | 3811 | DEC | BL | - counter of lines to scroll |
| F2c8 | 75F7 | 3812 | JHE | N4 | - Clear_loop |
| F2ca |  | 3813 | N5: |  | ( SCROLL_ENO |
| F2CA | E8sco 7 | 3014 | CALL | DDS |  |
| F2CO | 803E490007 | 3815 | chp | CRT_HCOE, 7 | 3 Is this the slack and herte card |
| F2D2 | 7407 | 3816 | JE | N6 | ; If So, skip the mooe reset |
| F204 | 406500 | 3817 | HOV | AL,CRT_MOOR_SET | ; get the value of the mooe set |
| F207 | BaDs03 | 3818 | Mov | DX, O3DEH | ; Alhays set colon card port |
| F20A | EE | 3819 | OUT | DX,AL |  |
| F208 |  | 3820 | N6: |  | [ VIDED_RET_HERE |
| F208 | E9E7FE | 3821 | JMP | YIdEO_RETURN |  |
| F20E |  | 3822 | N7: |  | I Blark_fielo |
| F20E | OADE | 3823 | Hov | BL, OH | - GET RON COUNT |
| F2E0 | EbdC | 3824 | JMP | N3 | ; go clear that area |
|  |  | 3825 | scrolltup | ENOP |  |
|  |  | 3826 |  |  |  |
|  |  | 3827 | \%----- HANOLE CO | common scroll set up here |  |
|  |  | 3828 |  |  |  |
| F2E2 |  | 3629 | SCROLL_POSITION | Proc mear |  |
| F2Ez | 803E490002 | 3830 | CHP | CRT_MOOE, 2 | - TESt for spectal case here |
| F2E7 | 3218 | 3831 | JB | N9 | - have to mavole soxis separately |
| F2E9 | 8038490003 | 3832 | CHP | CRT_MOOE, 3 |  |
| F2EE | 7711 | 3833 | $\pm$ | No |  |
|  |  | 3834 |  |  |  |
|  |  | 3835 | i----- adx25 col | Lor CARD SCROLL |  |
|  |  | 3836 |  |  |  |
| F2FO | 52 | 3837 | PUSH | DX |  |
| F2F1 | badad3 | 3838 | mov | DX, ЗоАн | ; guaranteed to be color card here |
| F2F4 | 50 | 3839 | Push | ax |  |
| F2F5 |  | 3840 | N8: |  | ; HAIT_DISP_ENABLE |
| F2F5 | EC | 3841 | IN | AL, DX | - GET PORT |
| F2F6 | 4808 | 3842 | test | AL, B | ; mait for vertical retrace |
| F2F8 | 74 FB | 3843 | J2 | Ne | I HAIT_OISP_ENABLE |
| F2FA | 8025 | 3844 | Hov | *L, 25 H |  |
| F2FC | B2D8 | 3845 | nov | DL, ODEH | $1 \mathrm{DX}=308$ |
| F2FE | EE | 3846 | OUT | DX,AL | ; Turn off video |
| F2FF | 58 | 3047 | POP | ${ }_{4} \times$ | ; during vertical metrace |
| F300 | 5A | 3848 | pop | DX |  |
| F301 |  | 3849 | N9: |  |  |
| F301 | E881FF | 3850 | CALL | POSITION | 3 CONVERT TO REGEN POINTER |
| F304 | 03064E00 | 3851 | ADD | AX,CRT_StART | - OfFSET OF ACtive page |
| F300 | 88FA | 3052 | mov | Or, AX | 3 to adoress for scroll |
| F30A | 88f0 | 3853 | mov | SI,AX | \% FROM ADDRESS FOR SCROLL |
| F30C | 2801 | 3854 | Sub | bx,cx | 1 $\mathrm{EX}=$ - ROW, \%COLS IN BLOCK |
| F30E | FEC6 | 3855 | INC | DH |  |
| F310 | FECz | 3856 | InC | Di | - INCREMENT FOR O ORIGIN |
| F312 | 32ED | 3857 | XDR | CH, CH | I SET MIGH BYte of count to zeno |
| F314 | ebze4a00 | 3858 | MOV | BP, CRT_COLS | ; get maber of colunes in oisplay |
| 7318 | 03ED | 3859 | and B | BP, BP | ; tIMES 2 FOR ATTRIBUTE BYTE |
| F314 | anc3 | 3060 | Mov A | AL.BL | ; GET LINE COUNT |
| F3IC | F6264a00 | 3861 | Hal B | BYTE PTR CRT_COLS | ; determine offset to from adoress |
| F320 | Osco | 3862 | ADD A | $A X, \Delta x$ | i *2 FOR ATTRIBUTE BYTE |
| F322 0 | 06 | 3863 | PUSH E | Es | I ESTABLISH ADDRESSIM to recen buffer |
| F323 | 1 F | 3864 | POP D | DS | 1 FOR BOTh POINTERS |
| 5324 | 60FB00 | 3865 | CHP B | BL. 0 | 10 Scroll means alank field |
| F327 |  | 3866 | RET |  | ; RETURN HITH FLAES SET |
|  |  | 3667 | SCROLL_PUSITIEN | Endp |  |
|  |  | 3668 |  |  |  |
|  |  | 3669 | 1-.-.-- MOVE_RON |  |  |
|  |  | 3870 |  |  |  |
| F320 |  | 3871 | N10 PROC Heat | HEAR |  |
| F328 | anca | 3872 | MOY C | CL, DL | - eet of cols to move |
| F32A 5 | 56 | 3875 | PUSH ${ }^{\text {S }}$ | SI |  |
| F328 5 | 57 | 3874 | PUSH D | DI | ; SAVE Start modress |
| F32C F | F3 | 3875 | REP M | Movsw ; | ; hove that line on screen |
| F320 A | 15 |  |  |  |  |
| F32E 5 | 5 | 3876 | POP OL | OI |  |
| F32F |  | 3877 | POP 3 | 31 | recover adoresses |











| LOC OBJ | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: |
| FSFE 2363 | 4566 | AND | Ax, Bx | 1 CONVERT TO COLOR |
| F600 F6C280 | 4567 | TEST | DL, 80\% | ; LGAIN, IS THIS XOR FUNCTION |
| F603 740A | 4568 | J2 | 311 | I Ho, just store the values |
| F605 2632450020 | 4569 | XOR |  | 1 FUNCTION WITH FIRST HALF |
| F60A 2632850120 | 4570 | xor | AL, ES: [DI +2001H] | - ANO WITH SECONO Half |
| F60F | 4571 | s11: |  |  |
| F60F 2688A50020 | 4572 | nov | ES:[DI $+2000 \mathrm{H}, \mathrm{AH}]$ |  |
| F614 2688850120 | 4573 | Hov |  | - store in secono portion of buffer |
| F619 83C750 | 4574 | 408 | DI, 80 | 3 point to next location |
| F615 Fece | 4575 | DEC | OH |  |
| F61E 75C1 | 4576 | JNZ | 59 | - KEEP GOING |
| F620 5E | 4577 | POP | SI | I recoyer cooe ponter |
| F621 5F | 4578 | POP | Dr | 1 recover regen poikter |
| F622 47 | 4579 | INC | Dr | I point to next char position |
| F623 47 | 4580 | INC | Dr |  |
| F624 E2B7 | 4581 | LOOP | So | ; hore to heite |
| F626 E99CFE | 4582 | JMP | VIDEO_RETURN |  |
|  | 4583 | graphics_mplte | Erop |  |
|  | 4584 | 1------------- | -------- |  |
|  | 4585 | i graphics read |  |  |
|  | 4586 | 3------------- | -------- |  |
| F629 | 4587 | Graphics_read | PROC NEAR |  |
| F629 E80600 | 4588 | call | 526 | - converted to offset in regen |
| F62C bbFo | 4589 | HOY | SI, AX | ; Save in si |
| FSEE 83ECOS | 4590 | sur | SP, ${ }^{\text {e }}$ | ; allocate space to save the |
|  | 4591 |  |  | ; read cooe point |
| F631 8BEC | 4592 | Mov | BP, sp | ; pointer to save mata |
|  | 4593 |  |  |  |
|  | 4594 | ;---- dettrrime | e graphics modes |  |
|  | 4595 |  |  |  |
| F633 803E490006 | 4596 | CMP | CRT_MOOE. 6 |  |
| F638 06 | 4597 | PUSH | Es |  |
| F639 1F | 4598 | POP | 0 S | ; point to regen sement |
| F63A 721A | 4599 | Jc | 513 | ; medium resolution |
|  | 4600 |  |  |  |
|  | 4601 | ; ----- HIGH RESO | OLUTION READ |  |
|  | 4602 | . |  |  |
|  | 4603 | i----- get value | ges from regen buffer and | convert to cooe point |
|  | 4604 |  |  |  |
| F63C $\mathrm{B6O4}^{4}$ | 4605 | Mov | DH,4 | - marber of passeg |
| F63E | 4606 | 512: |  |  |
| F63E | 4607 |  |  | I GET FIRST BYte |
| F640 884600 | 4608 | MOV | [BP],AL | I Save in storage mea |
| F643 45 | 4609 | Inc | EP | I next location |
| F644 8A840020 | 4610 | mov | AL, [ST +2000 HI | - Get lower region byte |
| F648884600 | 4611 | nov | [BP],A6 | ; adjust and store |
| F64B 45 | 4612 | Inc | BP |  |
| F64C 83C650 | 4613 | ADD | 31,80 | ; Pointer into regen |
| F64F FECE | 4614 | dec | DH | ; LOOP CONTROL |
| F651 75EB | 4615 | JNZ | \$12 | 3 DO IT SOTHE MORE |
| F653 E81790 | 4616 | JMP | \$15 | ; go match the saveo cooe points |
|  | 4617 |  |  |  |
|  | 4610 | 1----- Medzum res | esolution read |  |
|  | 4619 |  |  |  |
| F656 | 4620 | 513: |  | 1 MED_RES_RE40 |
| F656 D1E6 | 4621 | 5al | SI, 1 | \| OFFSETM2 SINCE 2 BYTES/CHAR |
| F658 B604 | 4622 | MOV | $\mathrm{OH}, 4$ | I nutber of passes |
| F65A | 4623 | 514: |  |  |
| F65A E8s800 | 4624 | call | 523 | 1 get pair bytes from reeen |
|  | 4625 |  |  | 1 Into single save |
| F650 81660020 | 4626 | ADD | S1.2000 H | ; go to lower region |
| F66t E88100 | 4627 | call | $523$ | : GET this pair into save |
| F664 81EEB01F | 4628 | sus | 51,2000\%-80 | ; ADJust pointer back into upper |
| F668 Fece | 4629 | dec | DH | - ADJust momme anck Jno Uprer |
| F66A 75EE | 4630 | JNZ | 514 | 3 KEEP GOING UNTIL ALL ${ }^{\text {a }}$ done |
|  | 4631 |  |  |  |
|  | 4632 | ------ Save area | has character in it, ma | TCH It |
|  | 4633 |  |  |  |
| F66C | 4634 | S15: |  | : FIND_CHAR |
| F66C BFGEFA90 | 4635 | HOV | OI, OfFSET CRT_CHAR_6EN | ; ESTABLISK ADDRESSIMG |
| F670 OE | 4636 | PUSH | cs |  |
| F671 07 | 4637 | POP | ES |  |
| F672 e3edos | 4630 | Sue | BP, 6 | : adjust pointer to beginalng |
|  | 4639 |  |  | - of save area |
| F675 mbF5 | 4640 | nov | 51, BP |  |
| F677 FC | 4641 | CLD |  | 1 ENSURE DIRECTION |
| F678 8000 | 4642 | nov | AL, O | ; CuRRENT COOE POINT BEINE MATCHED |


| LOC OBJ | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: |
| F67A | 4643 | S16: |  |  |
| F67A 16 | 4644 | Push | 55 i | ESTABLISH ADORESSING TD Stack |
| F678 19 | 4645 | POP | DS ${ }^{\text {a }}$ | FDR THE STRING COMPARE |
| F67C B48000 | 4646 | Mov | DX,128 ; | hanber to test against |
| F67F | 4647 | S17: |  |  |
| F67F 56 | 4648 | PUSH | SI ; | save save mrea pointer |
| F680 57 | 4649 | PUSH | 01 i | Save cooe pointer |
| F681 890000 | 4650 | MOV | ex,s if | mumeer of bytes to maten |
| F684 F3 | 4651 | REPE | CMPSB | compare the o bytes |
| F605 46 |  |  |  |  |
| F606 5\% | 4652 | POP | OI ; | Recover the pointers |
| F687 58 | 4653 | pop | 51 |  |
| F688 741 E | 4654 | Jz | 518 , | if zero flag set, then match occurred |
| Fbeat feco | 4655 | Inc | AL ; | no match, hove on to next |
| F6ac asc708 | 4656 | ADD | DI, 0 ; | next cooe point |
| F6er 4A | 4857 | dec | DX ; | LOOP CONTRAL |
| F690 75ED | 4658 | NTE | 517 , | DO ALL OF Them |
|  | 4659 |  |  |  |
|  | 4660 | ;----- char mot | Matehed, micht be in user | SUPPLIED SECOND half |
|  | 4661 |  |  |  |
| F692 3c00 | 4662 | cmp | AL, 0 | al ex 0 If canly ist half scahned |
| F694 7412 | 4663 | JE | 518 | if $=0$, then all has been scanned |
| F698 28C0 | 4664 | sub | AX, $\mathrm{AX}^{\text {a }}$ |  |
| F698 emb | 4665 | mov | DS,AX I | ESTABLISH ADORESSING TO Vector |
|  | 4666 | assume | dSiabso |  |
| F69A C43E7COO | 4667 | Les | DI, EXT_PTR | get pointer |
| F69E acco | 4668 | Hov | AX,ES ; | See if the fointer realiy exists |
| F6AO CBC7 | 4669 | OR | AX,DI ${ }^{\text {a }}$ | if all o, then doesn'y exist |
| F6Az 7404 | 4670 | sz | 518 b | NO SENSE LOOKING |
| F6A4 B080 | 4671 | mov | AL,128 1 | origin for second half |
| F6AG EBDI | 4672 | MMP | 516 | go back ano try for it |
|  | 4673 | ASSUHE | dS:dATA |  |
|  | 4674 |  |  |  |
|  | 4675 | :---- Character is fown i al=0 if not found |  |  |
|  | 4676 |  |  |  |  |  |
| F6AC | 4677 | 518: |  |  |
| F6AB 83C408 | 4678 | ADD | Sp,e | REadjust the stack, throh ahay save |
| Foas egitfb | 4679 | JMP | VIOEO_RETURH | ALL DONE |
|  | 4680 | CRAPHITCS_READ | ENDP |  |
|  | 4581 | ;------------ | ----------------- | ------- |
|  | 4682 | - EXPANO_HED_COLOR |  | : |
|  | 4683 | THIS ROUTINE EXPANDS THE LOM 2 bits in bl to |  | TS IN BL ${ }^{\text {To }}$ |
|  | 4684 | fill the entire bx register |  |  |
|  | 4685 | ; Entry FILL Tre |  | : |
|  | 4606 | BL = COLOR to be used 1 LON 2 bits |  | 1 |
|  | 4607 | ; EXIT |  | ; |
|  | 4608 | gX = COLOR ta be used i a Replications of the |  | IONS OF THE |
|  | 4689 | 2 COLOR | 2 COLOR BIts 1 | : |
|  | 4690 |  |  |  |
| P6AE | 4691 | S19 PROC | NEAR |  |
| fbae boez303 | 4692 | AND | BL, 3 ; | isolate the colon bits |
| F6Bl eacs | 4693 | MOV | AL, BL | copy to al |
| F683 51 | 4694 | PUSH | ex is | save register |
| F684 890300 | 4695 | HoY | ex,3 in | mimer of times to do this |
| F687 | 469 | s20: |  | Mrata of yimes to 00 this |
| F6B7 DDE 0 | 4697 | SAL | AL, 1 |  |
| F689 doen | 4698 | SAL | AL, 1 I | LEFT Shify by 2 |
| F688 0408 | 4699 | OR | BL,AL | andther color version into el |
| F6B0 E2F8 | 4700 | L00P | 520 ; | Fill all of bl |
| FbbF baft | 4701 | MOV | BH,BL :F | FILL UPPER PORTION |
| F6Cl 59 | 4702 | POP | cx ${ }^{\text {a }}$ R | REsister back |
| Focz ${ }^{\text {c3 }}$ | 4703 | RET |  | ALL DONE |
|  | 4704 | 519 ENDP |  |  |
|  | 4705 | 1------------- | ------------------------------ | ------------- |
|  | 9706 | ; EXPAND_BYTE |  | : |
|  | 4707 | this routine takes the byte in al and doubles |  | and doubles |
|  | 4708 | all of the sits, turning the a bits 16 bits. The result ts left in ax |  | S Into |
|  | 4709 |  |  | : |
|  | 4710 | 16 BITS. |  |  |
| F6C3 | 4711 | S21 PROC | near |  |
| F6C3 52 | 4712 | PUSH | DX : | ; save registers |
| F6C4 51 | 4713 | Push | cx |  |
| F6C5 53 | 4714 | PUSH | BX |  |
| F6C6 2802 | 4715 | SUB | DX,DX in |  |
| F6C8 B90100 | 4716 | s2e. HOY | cx, 1 im | mask register |
| F6CB | 4717 | s22: |  |  |
| F6Cs 8bDe | 4718 | mov | BX,AX B | ase into temp |





| LOC O |  | LINE | SOURCE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F745 | EC | 4943 |  | IN | AL, $\mathrm{DX}^{\text {a }}$ | / get stapus megister |
| F746 | 4804 | 4944 |  | . HEST | AL, 4 | 1 TEst light pen shitch |
| F748 | 757E | 4945 |  | Jnz | V6 | 1 NOT SET, RETURN |
|  |  | 4946 |  |  |  |  |
|  |  | 4947 | ;----- | HOW TES | t For light pen trigeer |  |
|  |  | 4048 |  |  |  |  |
| F7M | A802 | 4949 |  | test | AL, 2 | - test light pen trigeer |
| f7at | 7503 | 4950 |  | dNZ | v7a | 1 RETURN WITHOUT RESETTING IRIGGER |
| F7AE | E98100 | 4951 |  | JHP | v7 |  |
|  |  | 4952 |  |  |  |  |
|  |  | 4953 | ;----- | Triseer | has been set, read the valu | value In |
|  |  | 4954 |  |  |  |  |
| F781 |  | 4955 | v7A: |  |  |  |
| FTel | B410 | 4956 |  | Mov | AH, 16 | ; LIEHT PEN REGISters On 6845 |
|  |  | 4957 |  |  |  |  |
|  |  | 4958 | 1---- | INPUT | egs pointed to br ah, ano | CONVERT TO ROW COLUPN IN DX |
|  |  | 4959 |  |  |  |  |
| F783 | 68166300 | 4960 |  | mov | DX, ADDR_6845 | 1 adoress register for 6845 |
| F787 | asc4 | 4361 |  | mov | AL, AH | 1 register to read |
| F789 | EE | 4962 |  | OUT | Bx,AL | ; SET IT UP |
| fran | 42 | 4963 |  | INC | ロx | ; data register |
| F788 | EC | 4964 |  | in | AL, $\mathrm{OX}^{\text {S }}$ | ; get the value |
| F7BC | batb | 4965 |  | mov | $\mathrm{CH}, \mathrm{AL}$ | ; save in cx |
| F7BE | 4A | 4866 |  | DEC | DX | ; adoress register |
| F7BF | FEC4 | 4967 |  | InC | A |  |
| F7C1 | 0act | 4\%6 |  | Mov | AL,AN | ; second onta register |
| F753 | EE | 4969 |  | OUT | DX,AL |  |
| F7C4 | 42 | 4970 |  | Luc | DX | ; point to data register |
| F7C5 | EC | 4971 |  | IN | AL, DX | ; get second data value |
| F7C6 | BAE5 | 4972 |  | nov | AH.CH | ; ax has input value |
|  |  | 4973 |  |  |  |  |
|  |  | 4974 | ;----- | ax has | the value read in from the | HE 6845 |
|  |  | 4975 |  |  |  |  |
| F7CA | 8R1E4900 | 4976 |  | nov | BL, CRT_HOOE |  |
| FTeC | 2AFF | 4977 |  | SUE | BH.BH | - Mooe value to bx |
| F7CE | 2EbA9F94F7 | 4970 |  | Hov | bl, Cs: VICBXI | ; determine amount to subtract |
| F703 | 2BC3 | 4979 |  | sus | Ax.Bx | ; take it abay |
| F705 | 8B1E4E00 | 4980 |  | How | BX.CRT_START |  |
| F709 | D1EB | 4981 |  | SHR | BX, 1 |  |
| F708 | 28C3 | 4962 |  | sus | AX, BX |  |
| F700 | 7902 | 4983 |  | Jis | $v 2$ | ; if positive, determine mooe |
| FTOF | 2BCo | 4984 |  | sue | AK,AX | $1<0$ plars as 0 |
|  |  | 4985 |  |  |  |  |
|  |  | 4986 | ;---- | - ${ }^{\text {etermi }}$ | Ne mode of operation |  |
|  |  | 4987 |  |  |  |  |
| F7E1 |  | 4988 | v2: |  |  | ; Determine_mode |
| F7E1 | 8103 | 4989 |  | Hov | CL, 3 | ; SET MA Shift Cownt |
| F7es | 603E490004 | 4990 |  | CMP | CRT_MCOE, 4 | 3 detertine if graphics or alpha |
| F7Es | 72EA | 4991 |  | J | $\mathrm{v}_{4}$ | ; ALPHA_PEN |
| F7ta | 203E490007 | 4992 |  | chip | CRT_HOOE, 7 |  |
| F7EF | 7423 | 4993 |  | JE | $v 4$ | 3 ALPHA_PEN |
|  |  | 4999 |  |  |  |  |
|  |  | 4995 | ;----- | 6raphit | 3 hool |  |
|  |  | 4996 |  |  |  |  |
| F7F1 | B228 | 4997 |  | Hov | DL.40 | : OIVISOR For graphics |
| F7F3 | F6F2 | 4998 |  | div | DL | I determine rowial) ano Colunn(ah) |
|  |  | 4999 |  |  |  | 1 al range 0-99, ah range 0-39 |
|  |  | 5000 |  |  |  |  |
|  |  | 5001 | ;----- | determi | Ne graphic row position |  |
|  |  | 5002 |  |  |  |  |
| F7FS | ames | 5003 |  | Hov | $\mathrm{CH}, \mathrm{AL}$ | - save row value in ch |
| F7F7 | 02 ED | 5004 |  | 400 | $\mathrm{CH}, \mathrm{CH}$ | 1 *2 For eveniold fielo |
| F7F9 | BADC | 5005 |  | nov | BL, AH | I colurn value to bx |
| F7FB | 2AFF | 5006 |  | SUB | BH, BH | 3 MNLTIPLY BY 8 for medium res |
| F7FD | 803E490006 | 5007 |  | CMP | CRT_HOOE, 6 | 1 determine medium on migh res |
| F802 | 7504 | '5008 |  | JNE | $v 3$ | ; MOT_HIEH_RES |
| F804 | B104 | 5009 |  | mov | CL, 4 | 3 shift value for hieh res |
| F806 | DOE6 | 5010 |  | SAL | AH, 1 | : colume value times 2 for higw res |
| ${ }^{5808}$ |  | 5011 | v3: |  |  | ; HOT_HIEH_RES |
| F808 | D3E3 | 5012 |  | SHL | Bx,CL | - hultiply *lg for high res |
|  |  | 5013 |  |  |  |  |
|  |  | 5014 | 1----- | determi | ne alphe char position |  |
|  |  | 5015 |  |  |  |  |
| F80A | 8AD4 | 5016 |  | HOV | DL, AH | 3 coluan yalue for return |
| F80C | baFo | 5017 |  | Hov | DH,AL | - ROW Value |
| FSOE | DOEE | 5018 |  | SHR | OH. 1 | 1 DIVIDE BY 4 |
| F810 | dete | 5019 |  | SMR | OH. 1 | - FOR value in o-2G ranse |









FBEE 0066 3CFFSC660000 FBC 003030FC30300000 FBCE DOOD000000303060 FBO6 000000FC00000000 FBEE OOOCOOD000303000 FBEG O6OC183060COBOOD FBEE 7CCGCEDEF6E67CDO FBF6 $307030303030 F 500$ FBFE 7actocisedoctrcoo FCO6 7eccoc 380 CLC 7800 FCOE LC3CGCCCFEOCIEDO FCI6 FCCOFOOCOCCC7800 FCIE З860COFBCCCC7800 FC26 FCCLDC1830303000 FC2E 78CCCC78есCC7800 FC36 7ectec 7 COC187000 FC3E 0030300000303000 FC46 0030300000303060 FC4E 183060C060301800 FC56 OODOFC0000FCODOO FC5E 6030180C18306000 F666 78CCOC1830003000 FC6E 7CC6DEDEDECOTB00 FC76 3078CcccFCccccoo FC7E FC66667C6666FC00 FC86 3C66C0C0co663cod PCSE F86C6666666CF800 FC\% FE6260706862FE00 FC9E FE6268786860F000 FCAS ЗC66COCOCE663E00 FCAE CCCcccfaccecccao FCe6 7830303030307800 FCEE IEDCOCOCLCCC780d FCC6 E6666C706C66E600 FCCE F06060606266FE00 FCDG C6EEFEFED6C6C600 FCDE CGE6F6DECEC6C600 FCE उе6cc6c6C66C3s00 FCEE FC66667C6060F000 FCFG 7eceececoctbicoo FCFE FC66667C6C66E600 F006 7ecce0701ccc 7800 FDOE FC84303030307800 FD16 ccccceccccccrcoo FDIE cccececcec783000 FDz6 C6C6C6DGFEEEC600 FD2E C6C66C30386CC600 FD36 CCCCCC7830307800 FD3E FEC6ACIE3266FE00 FD96 7860606060607800 FD4E CO6030180C060200 FO56 7818181018187800 FDEE 10386CC600000000 FD60 00000000 D00000FF FD6E 3030180000000000 FD76 D000780C7CLC7610 FD7E E060607C6666DC00 FD86 000078сСС0ес7800 FDBE 1COCOC7CCCCC7600 FD\% 000078CCFCCO7800 FD9E 386C60F06060F000 FDA6 000076ccccicocfa FDAE E0606C766666EG00 FDE6 3000703030307800 FDBE ocodocococcecczo FDC6 E060666C786CEGOO FDCE 7030303030307800 FDD6 OODOCCFEFED6CG00 FDDE OOOOFBCCECCCCCDO FDE6 D00078ccccccteon FDEE 0000DC6E667CEDFO FDF6 000076CCCC7COCLE FDFE 0000DC766660F000 FE06 00007CCO780CFBDO FEDE 10307C3030341800 FE16 0000cccceccc 7600 FEIE 0000CCCCCC783000

$000 \mathrm{H}, 066 \mathrm{H}, 03 \mathrm{CH}, 0 \mathrm{FFH}, 03 \mathrm{CH}, \mathrm{D66H}, 000 \mathrm{H}, 000 \mathrm{H}$; D_2A $000 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 0 \mathrm{FCH}, 03 \mathrm{OH}, 030 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}: \mathrm{D}_{2} 20$ $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{H}, 030 \mathrm{H}, 03 \mathrm{OH}, 060 \mathrm{H} ;$, D_2C OOOH, $000 \mathrm{OH}, 00 \mathrm{OH}, 0 \mathrm{OCH}, \mathrm{DOOH}, \mathrm{ODOH}, \mathrm{ODOH}, 000 \mathrm{H} ;-\mathrm{D}_{2} 2 \mathrm{D}$ $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{H}, 000 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 00 \mathrm{DH}$ i : D_2E $006 \mathrm{H}, 00 \mathrm{CH}, 01 \mathrm{BH}, 03 \mathrm{OH}, 060 \mathrm{H}, 0 \mathrm{COH}, 080 \mathrm{H}, 000 \mathrm{H}$ ) / D_2F OTCH, OCEH , OCEE , ODEH, OF $6 \mathrm{H}, 0 \mathrm{E} 6 \mathrm{H}, 07 \mathrm{CH}, 000 \mathrm{H}$ : O D_30 $030 \mathrm{H}, 07 \mathrm{OH}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 0 \mathrm{FCH}, 000 \mathrm{H}: 1 \mathrm{D}, 31$ $078 \mathrm{H}, \mathrm{OCCH}, \mathrm{OOCH}, 038 \mathrm{H}, \mathrm{O} 0 \mathrm{OH}, \mathrm{OCCH}, \mathrm{OFCH}, 000 \mathrm{H} ; 2 \mathrm{D} 32$ $078 \mathrm{H}, 0 \mathrm{CCH}, 00 \mathrm{CH}, 03 \mathrm{BH}, \mathrm{DOCH}, 0 \mathrm{CCH}, 078 \mathrm{H}, 000 \mathrm{BH} 3 \mathrm{D}_{3} 33$ O1CH, OSCH, O6CH, OCCH, DFEH, ODCH,OXEH, OOOH ; D_34 0 OCH, OCOH, OFEH, OOCH, OOCH, OCCH, $078 \mathrm{H}, 000 \mathrm{H}$ : 5 D 35 $038 \mathrm{H}, 06 \mathrm{DH}, \mathrm{DCOH}, \mathrm{DFOH}, \mathrm{OCCH}, 0 \mathrm{OCH}, 078 \mathrm{H}, 000 \mathrm{H} ; 6 \mathrm{D}_{2} 36$ $0 F C H, 0 C C H, 00 C H, 018 H, 030 H, 030 H, 030 H, 000 \mathrm{H}: 7 \mathrm{D} 37$ $078 \mathrm{H}, 0 \mathrm{OCH}, 0 \mathrm{CCH}, 070 \mathrm{H}, 0 \mathrm{OCH}, 0 \mathrm{CCH}, 078 \mathrm{H}, 000 \mathrm{H}: \mathrm{D}_{2} 34$ $078 \mathrm{H}, 0 \mathrm{CCH}, 0 \mathrm{CEH}, 07 \mathrm{CH}, 00 \mathrm{CH}, 01 \mathrm{AH}, 070 \mathrm{H}, 000 \mathrm{H}, 9 \mathrm{O} 39$ $000 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, \mathrm{OOOH}, 090 \mathrm{H}, 030 \mathrm{H}, 03 \mathrm{CH}, 000 \mathrm{H}: \mathrm{D}_{2} 3 \mathrm{~A}$ $000 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 06 \mathrm{OH}: 1 \mathrm{D}, 3 \mathrm{~B}$ $018 \mathrm{H}, 030 \mathrm{H}, \mathrm{O} \mathrm{OH}, 0 \mathrm{COH}, 06 \mathrm{OH}, 030 \mathrm{H}, 018 \mathrm{H}, 00 \mathrm{OH} ;$ < D_3C $O O O H, D O O H, O F C H, O O O H, 000 \mathrm{H}, 0 \mathrm{FCH}, 00 \mathrm{DH}, 000 \mathrm{H} 1=\mathrm{D}_{2} 30$ $060 \mathrm{~N}, 030 \mathrm{H}, 010 \mathrm{H}, 00 \mathrm{CH}, 01 \mathrm{HH}, 030 \mathrm{H}, 060 \mathrm{H}, \mathrm{ODOH} 1>\mathrm{D}_{3} 3 E$ $078 \mathrm{H}, \mathrm{OCCH}, 00 \mathrm{CH}, 018 \mathrm{H}, 030 \mathrm{H}, 000 \mathrm{H}, 03 \mathrm{DH}, 000 \mathrm{H}$ ! ? D_3F

 $0 F C \mathrm{H}, 066 \mathrm{H}, 066 \mathrm{H}, 07 \mathrm{CH}, 066 \mathrm{H}, 066 \mathrm{H}, 0 \mathrm{FCH}, 000 \mathrm{H}$ B $\mathrm{B}, 42$ $03 \mathrm{CH}, 066 \mathrm{H}, 0 \mathrm{COH}, 0 \mathrm{COH}, 0 \mathrm{COH}, 066 \mathrm{H}, 03 \mathrm{CH}, 000 \mathrm{H}: \mathrm{C} \mathrm{O}_{-} 43$ $0 F 8 \mathrm{H}, 06 \mathrm{CH}, 066 \mathrm{H}, 066 \mathrm{H}, 066 \mathrm{H}, 06 \mathrm{CH}, 0 \mathrm{FBH}, 000 \mathrm{H}, \mathrm{D}, 44$ OFEH, $062 \mathrm{H}, 068 \mathrm{H}, 07 \mathrm{H}, 06 \mathrm{BH}, 062 \mathrm{H}, 0 \mathrm{FEH}, 000 \mathrm{H}$ ) E D_45 OFEH, $062 \mathrm{H}, 068 \mathrm{H}, 078 \mathrm{H}, 068 \mathrm{H}, 06 \mathrm{OH}, 0 \mathrm{FDH}, 000 \mathrm{H}: F \mathrm{O}_{\mathbf{4}} 46$ $03 \mathrm{CH}, 066 \mathrm{H}, \mathrm{OCOH}, \mathrm{OCOH}, O C E H, 066 \mathrm{H}, 03 \mathrm{EH}, \mathrm{OOOH} 1 \mathrm{G}, 47$ OCCH, DCEH, DCCH, DFEN, OCCH, OCCH, OCCH, OOOH $\mid$ H D_ 48 $078 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 078 \mathrm{H}, 000 \mathrm{OH}$ : $1 \mathrm{D}, 49$ $61 E H, 00 C N, 00 C H, 00 C H, 0 C C H, 0 C C H, 078 H, 000 H ~ I J ~ D \_4 A$ $0 E 6 \mathrm{H}, 066 \mathrm{H}, 06 \mathrm{CH}, 078 \mathrm{H}, 06 \mathrm{CH}, 066 \mathrm{H}, 0 \mathrm{E} 6 \mathrm{H}, 000 \mathrm{OH}$ I K 口_4B $0 \mathrm{OH}, 06 \mathrm{OH}, \mathrm{O6} \mathrm{OH}, 06 \mathrm{OH}, 062 \mathrm{H}, \mathrm{O} 6 \mathrm{H}, 0 \mathrm{FEH}, 000 \mathrm{H}: \mathrm{L} \mathrm{D}_{2} 4 \mathrm{C}$ OC $6 \mathrm{H}, \mathrm{DEEH}, \mathrm{OFEH}, \mathrm{OFEH}, 006 \mathrm{H}, \mathrm{OC} 6 \mathrm{H}, 0 \mathrm{C} 6 \mathrm{H}, \mathrm{OOOH}$, M D .40
 $038 \mathrm{H}, 06 \mathrm{CH}, 0 \mathrm{C} 6 \mathrm{H}, 0 \mathrm{OC}$ H, $0 \mathrm{C} 6 \mathrm{H}, 06 \mathrm{CH}, 038 \mathrm{H}, 000 \mathrm{OH}, 0.4 \mathrm{~F}$ $0 F C H, 066 \mathrm{H}, 066 \mathrm{H}, 07 \mathrm{CH}, 060 \mathrm{H}, 060 \mathrm{H}, \mathrm{OFDH}, \mathrm{DODH}$ PD_50 D78H, OCCH, OCCH , OCCH , ODCH, O78H, OLCH, OOOH:O_ 51 OFCH, D6 $6 \mathrm{H}, 066 \mathrm{H}, 07 \mathrm{CH}, 06 \mathrm{CH}, 066 \mathrm{H}, 0 \mathrm{E} 6 \mathrm{H}, 000 \mathrm{H}$ : R O_52 O78H, OCCH, OEOH, OTOH, O1CH, OCCH, O7BH, OOOH $\mathcal{O}$ S_53 $0 F T \mathrm{~N}, \mathrm{DB} 4 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 07 \mathrm{H}, 000 \mathrm{H}: \mathrm{T} \mathrm{D}, 54$ OCCH, OCCH, OCCH, OCCH, OCCH, OCCH, OFCH, OOOH 1 U O_ 55 OCCH , DCEH, OCCH, OCCH, OCCH, $078 \mathrm{H}, 030 \mathrm{OH}, 00 \mathrm{OH}: Y \mathrm{O}_{-} 56$
 $0 \mathrm{C} 6 \mathrm{H}, \mathrm{OC} 6 \mathrm{H}, 06 \mathrm{CH}, 03 \mathrm{H}, 036 \mathrm{H}, 06 \mathrm{CH}, 0 \mathrm{C} 6 \mathrm{H}, 00 \mathrm{DH} ; \times \mathrm{D}, 58$ $0 \mathrm{CCH}, \mathrm{DCCH}, 0 \mathrm{CCH}, 078 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 078 \mathrm{H}, 000 \mathrm{H}$ : O 59 OFEN, OC6H,08CH, 02 OH,032H,066H, OFEH,000H 12 D_5A $078 \mathrm{H}, 060 \mathrm{H}, 060 \mathrm{H}, 060 \mathrm{H}, 060 \mathrm{H}, 06 \mathrm{OH}, 078 \mathrm{H}, 000 \mathrm{H} \mid$ ! D_5B OCOH, $060 \mathrm{H}, 030 \mathrm{H}, 018 \mathrm{H}, 00 \mathrm{CH}, 006 \mathrm{H}, 002 \mathrm{H}, \mathrm{OOOH}$ : BACKSLASH D_5C $078 \mathrm{H}, 016 \mathrm{H}, 018 \mathrm{H}, 018 \mathrm{H}, 018 \mathrm{H}, 018 \mathrm{H}, 078 \mathrm{H}, 000 \mathrm{H}$ : 1 D _5D $010 \mathrm{H}, \mathrm{O} 3 \mathrm{AH}, 06 \mathrm{CH}, \mathrm{OC} 6 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{DH}, 000 \mathrm{H}, 000 \mathrm{H} ;$ CIRCUMFLEX D_5E $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{DH}, 000 \mathrm{H}, 0 \mathrm{FFH} ; \mathrm{O}_{2} 5 \mathrm{~F}$ $030 \mathrm{H}, \mathrm{D3OH}, 013 \mathrm{H}, 0 \mathrm{ODH}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}: \mathrm{D}^{2} 60$ DOOH, DOOH, $078 \%, 00 C H, 07 C H, O C C H, 076 H, 000 H: L O N E R ~ C A S E ~ A ~ D \_61 ~$ $\mathrm{OE} O \mathrm{H}, \mathrm{OSOH}, \mathrm{OSOH}, 07 \mathrm{CH}, 066 \mathrm{H}, 066 \mathrm{H}, 0 \mathrm{DCH}, 000 \mathrm{H}$ : L.C. B D_62 $000 \mathrm{H}, \mathrm{DOOH}, 078 \mathrm{H}, 0 \mathrm{OCH}, 0 \mathrm{COH}, 0 \mathrm{CCH}, \mathrm{O} 78 \mathrm{H}, 00 \mathrm{OH}$; L.C. C D_63 $01 \mathrm{CH}, 00 \mathrm{CH}, 00 \mathrm{CH}, 07 \mathrm{CH}, 0 \mathrm{CCH}, 0 \mathrm{CCH}, 076 \mathrm{H}, 000 \mathrm{H}$ : L.C. D D_64 $00 \mathrm{OH}, 000 \mathrm{H}, 078 \mathrm{H}, 0 \mathrm{CCH}, 0 \mathrm{CH}, 0 \mathrm{COH}, 078 \mathrm{H}, \mathrm{OOOH}$ : L.C. E D_65 $038 \mathrm{H}, \mathrm{O6CH}, 060 \mathrm{H}, 0 \mathrm{OH}, 06 \mathrm{OH}, 060 \mathrm{H}, 0 \mathrm{FOH}, 00 \mathrm{OH}$ : L.C. F D_66 $00 \mathrm{OH}, \mathrm{OOOH}, 076 \mathrm{H}, \mathrm{OCCH}, 0 \mathrm{OCH}, 07 \mathrm{CH}, 00 \mathrm{CH}, 0 \mathrm{FEH}$ : L.C. $6 \mathrm{D} \_67$ $0 \mathrm{EEH}, 060 \mathrm{H}, 06 \mathrm{CH}, 076 \mathrm{H}, 066 \mathrm{H}, 066 \mathrm{H}, 0 \mathrm{E} 6 \mathrm{H}, 000 \mathrm{H}$ : L.C. H D_ 68 $030 \mathrm{H}, \mathrm{DOOH}, \mathrm{D} 70 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 07 \mathrm{OH}, 000 \mathrm{H}$; L.C. I D_69
 OEDH, $\mathrm{D} 6 \mathrm{OH}, 066 \mathrm{H}, \mathrm{D6CH}, 078 \mathrm{H}, 06 \mathrm{CH}, 0 \mathrm{E} 6 \mathrm{H}, 000 \mathrm{H}$; L.C. K O_ 68 $070 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 030 \mathrm{H}, 97 \mathrm{H}, 000 \mathrm{H}: \mathrm{L}, \mathrm{C}, \mathrm{L}$ D_6C $000 \mathrm{H}, \mathrm{OOOH}, 0 \mathrm{OCH}, 0 \mathrm{OEH}, \mathrm{OFEH}, 0 \mathrm{D} 6 \mathrm{H}, 0 \mathrm{C} 6 \mathrm{H}, 000 \mathrm{H}$; L.C. H D_ 60 $00 \mathrm{OH}, \mathrm{OQOH}, \mathrm{OF} 8 \mathrm{H}, \mathrm{OCCH}, \mathrm{OCCH}, \mathrm{OCEH}, \mathrm{OCCH}, \mathrm{OODH}$ t L.C. N D_6E DOON, OOOH, OTAH, OCEH, OCCH, OCCH, $078 \mathrm{H}, 000 \mathrm{H}$ I L.C. 0 D_6F $000 \mathrm{H}, 00 \mathrm{OH}, 00 \mathrm{CH}, 066 \mathrm{H}, 066 \mathrm{H}, 07 \mathrm{CH}, 060 \mathrm{H}, 0 \mathrm{FOH} ;$ L.C. P D_70 $000 \mathrm{H}, 000 \mathrm{H}, 076 \mathrm{H}, 0 \mathrm{OCH}, 0 \mathrm{CCH}, 07 \mathrm{CH}, 00 \mathrm{CH}, 01 \mathrm{EH}$ : L.C. $\mathrm{Q}_{\mathrm{o}} 71$
 $000 \mathrm{H}, 00 \mathrm{OH}, 07 \mathrm{CH}, 0 \mathrm{COH}, 078 \mathrm{H}, 00 \mathrm{CH}, 0 \mathrm{FBH}, 00 \mathrm{OH}$ : L.C. ©_73 $010 \mathrm{H}, 030 \mathrm{H}, 07 \mathrm{CH}, 030 \mathrm{H}, 030 \mathrm{H}, 034 \mathrm{H}, \mathrm{O1} 18 \mathrm{H}, 000 \mathrm{H} ; \mathrm{L}, \mathrm{C}$. T D_ 74 $00 \mathrm{H}, 000 \mathrm{H}, \mathrm{OCCH}, 0 \mathrm{OCH}, 0 \mathrm{OCH}, 0 \mathrm{CCH}, 076 \mathrm{H}, 00 \mathrm{OH}$ L.C. U D_75 $0 \mathrm{OHH}, \mathrm{DOOH}, \mathrm{OCCH}, \mathrm{DCCH}, 0 C C H, 076 \mathrm{H}, 030 \mathrm{H}, 00 \mathrm{OH}$ : L.C. V D_76


| LOC |  | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FEA5 | FB | 5697 | 571 |  | 1 INTERRUPTS BACK Ow |
| Feag | LE | 5698 | PUSH | DS |  |
| FEA7 | 50 | 5699 | PUSH | ${ }_{4 \times}$ |  |
| FEAB | 52 | 5700 | pusw | DX | - save machine state |
| FEA9 | Esadfe | 5701 | call | 003 |  |
| Feac | FF066c00 | 5702 | INC | TIMER_LOM | 1 increment time |
| FEbO | 7504 | 5703 | JNZ | 74 | 1 test_day |
| FEbz | FF066E00 | 5704 | INC | TIMER_HIEH | ; increment high moro of time |
| FEB6 |  | 5705 | T4: |  | 1 TEst_day |
| FEB6 | a33E6E0018 | 5706 | CHP | TIMER_HIEH, 01 SH | 1 TEST FOR COUNT Equaling 24 howrs |
| FEBE | 7515 | 5707 | JNZ | TS | ; diskette_cti |
| FEbo | ed 3E6C008000 | 5708 | CMP | TIMER_LOH, OBOH |  |
| FECS | 7500 | 5709 | JNZ | TS | , DISKETTE_CTL |
|  |  | 5710 |  |  |  |
|  |  | 5711 | 1------ TIMER | HAS GONE 24 hours |  |
|  |  | 5712 |  |  |  |
| FEC5 | 2 CCO | 3713 | sub | Ax, AX |  |
| FEC7 | A36E00 | 5714 | mov | TIMER_NIGH,AX |  |
| FECA | 436500 | 5715 | Mov | TIMER_LOH, AX |  |
| FECD | c606700002 | 5716 | nov | TIMER_OFL, 1 |  |
|  |  | 5717 |  |  |  |
|  |  | 5718 | ;------ TESt f | OR DISKEtTE tihe out |  |
|  |  | 5719 |  |  |  |
| FED2 |  | 5720 | T5: |  | 1 DISKETTE_CTL |
| FED2 | FEDE4000 | 5721 | dec | HOTOR_COWNT |  |
| FED6 | 7508 | 5722 | JNZ | 16 | I RETURN IF COUNT MOT OUT |
| feds | 80263F00FO | 5723 | ano | MOTOR_STATUS, OFOH | - TUMN OFF MOTOR RUNNING BITS |
| FEDD | booc | 5724 | Moy | AL, OCM |  |
| FEDF | Baf203 | 5725 | mav | 0X,03F2H | ; PDC CTL PORT |
| FEE? | EE | 5726 | OUT | DX,AL | 3 tupn off the motor |
| Fees |  | 5727 | T6: |  | 3 TIMER_RET: |
| FEE3 | coic | 5728 | INT | 1 CH | , trangfer control to a user routime |
| FEE5 | B020 | 5729 | nov | AL, EOI |  |
| FEE7 | E620 | 5730 | OUT | O2bH, al | ; END OF INTERRUPT TO 8259 |
| FEE9 | 54 | 5731 | pop | DX |  |
| FEEA | 58 | 5732 | pop | ${ }_{4} \mathbf{X}$ |  |
| FEEB | $1 F$ | 5733 | POP | DS | ; reset machine state |
| FEEC | cr | 5734 | IRET |  | ; RETURN FROM INTERRUPT |
|  |  | 5735 | TIMER_INT | Emp |  |
|  |  | 5736 |  |  |  |
|  |  | 5737 | B------------ | -----------------------100 | ------- |
|  |  | 5738 | ; THESE ARE THE | vectors heich are moved | INTO |
|  |  | 5739 | 3 THE 8086 INTE | RRRUPT AREA DURING POWER O | OH. |
|  |  | 5740 | - Only the off | sets are displayed here, cosid | code |
|  |  | 5741 | - SEgMENT WILL | be adole for all of them, | , except |
|  |  | 5742 | - Lhere noted. |  | : |
|  |  | 5743 | --- | -- | ---- |
|  |  | 5744 | assume | Cs:coos |  |
| Fer3 |  | 5745 | ORG | OfEF3H |  |
| FEF3 |  | 5746 | VEctor_table | label hord | ; vector tasle for move to interrupts |
| FEF3 | A5FE | 5747 | OH | OFFSET TIMER_INT | I Interrupt a |
| FEF5 | -7E9 | 5748 | DH | OFFSET KB_INT | ; Interrupt ${ }^{\text {a }}$ |
| FEFT | 23FF | 5749 | DH | OFFSET DII | - Interrupt a |
| FEF9 | 23FF | 5750 | OH | OFFSET DIL | - Interrupt b |
| FEFB | 23FF | 5751 | Ow | Offset old | - interrupt C |
| FEFD | 23FF | 5752 | DH | OfFSET DIL | - Interrupt d |
| FEFF | 57EF | 5753 | OH | OFFSET DISK_INT | \% INTERRUPT E |
| FFO1 | 23 FF | 5754 | DW | DFFSET DII | - interrupt F |
| FFOS | 6570 | 5755 | DH | OFFSET VIDED_ID | - Interrupt 10 H |
| FF05 | 48F8 | 5756 | OH | dFfiet equipment | - interrupt lin |
| FF07 | 4178 | 5757 | Ow | OFFSET MEMORY_SIZE_dET | - Interrupt ${ }^{\text {12 }}$ H |
| FF09 | 59 CC | 5758 | DW | OFFSET DISKETTE_10 | - Interrupt 13\% |
| FFOB | 39 7 | 5759 | DH | OFFSET RS232_ID | b INTERRUPT 14 H |
| FFOO | 59F8 | 5760 | OH | Cassette_Io | ( INTERRUPT 15H(FORMER CASSETTE IO) |
| FFOF | 2EE8 | 5762 | DW | Offset keyboard_id | - Interrupt 16 H |
| FF12 | d2EF | 5762 | DW | OFFSET PRINTER_IO | - INTERRUPT 17 H |
|  |  | 5763 |  |  |  |
| FF13 | 0800 | 5764 | DH | 00000H | - interrupt 16h |
|  |  | 5765 | OH | 0 F 600 H | 1 hust be inserteo into table later |
|  |  | 5766 |  |  |  |
| FFI 15 | F2E6 | 5767 | DH | OFFSET BOOT_StRAP | [ INTERRUPT ${ }^{\text {1/4 }}$ |
| FF17 | 6EFE | 5768 | DW | TIME_OF_DAY | ( Interrupt lah -- time of day |
| FF19 | 4BFF | 5769 | DW | oummiratuma | 1 INTERRUPT 1BH -- ketboard break abor |
| FFib | 4 BFF | 5770 | OH | DUPMY_RETURN | ; interrupt ic -- timer break acda |
| FFID | A4FO | 5771 | DH | VIDEO_PARMS | 1 Interrupt 10 -- video paraneters |
| FFIF | C7EF | 5772 | -W | DFFSET DIS_-bASE | ; INTERRUPT $2 E$-- disk parns |
| FF21 | 0000 | 5773 | OH | - | ; interrupt if -- mointer to video ext |





```
$TITLE(FIXED DISK BIOS FOR IBM DISX CONIROLLERI
1-. INT 13
|
1 FIXED DISK I/O IMTERFACE
THIS IMTERFACE PROVIDES ACCESS TO 5 1/4" FIXED DISKS
    THROUCH THE IBM FIXED DISK CONTROLLER,
|
```



```
    THE BIOS ROUTINES ARE MEANT TO BE ACCESSED THROUGH
        SOFTHARE INTERRUPTS ONLY. MNY ADDRESSES PRESENT IN
        THE LISTINGS ARE INCLLDED ONLY FOR COMPLETEHESS,
        HOT FOR REFERENCE, APPLICATIONS WHICH REFERENCE
        ABSOLUTE ADDRESSES NITHIN THE CODE SEGMENT
    YIOLATE THE STRUCTURE AND DESIEN OF BIOS.
INPIT (AH = HEX VALUE)
    (AH)=00 RESET DISK (DL = GDH,BIHI / DISKETTE
    (AH)=01 READ THE STATUS OF THE LAST DISK OPERATION INTO (AL)
        NOTE: DL < OOH - DISKETTE
            DL > SOH - DISK
    (AH)=02 READ THE DESIRED SECTORS INTO MEMORY
    (AH)=03 HRITE THE DESIRED SECTORS FROM MEMORY
    (AH)=04 VERIFY THE DESIRED SECTORS
    (AH)=05 FORHAT THE DESIRED TRACK
    (AH)=06 FORHAT THE DESIRED TRACK AND SET BAD SECTOR FLAGS
    (AH)=07 FORHMT THE DRIYE STARTING AT THE DESIRED TRACK
    (AH)=OS RETURN THE CURRENT DRIVE PARAMETERS
    (AH)=09 INITIALIZE DRIVE PAIR CHARACTERISTICS
            INTERRUPT 41 POINTS TO DATA BLOCK
        (AH)=OA READ LONG
        (AH)=OB WRITE LONG
        MOTE: REAO AND WRITE LONG ENCOMPASS 512 + 4 BYTES ECC
        (AH)=OC SEEK
        (AH)=DD ALTERNATE DISK RESET ISEE DL)
        (NH)=OE READ SECTOR BUFFER
        (AH)=OF }RITE SECTOR BUFFER,
            (RECOMMENDED PRACTICE BEFDRE FDRMATTING)
        (AH)=10 TEST DRIVE READY
        (dH)=11 RECALISRATE
        (AH)=12 CONTROLLER RAM DIAENOSTIC
        (AH)=13 DRIYE DIAGFOSTIC
        (AH)=14 CONTROLLEER INTERNAL DIAGNOSTIC
            REGISTERS USED FOR FIXED DISK OPERATIONS
            (DL) - ORIVE MHBER (SOH-87H FOR DISK, VALUE CHECKED)
            (DH) - HEAD MMPEER (0-7 ALLONED, NOT VALUE CHECKED)
            (CH) - CYLINDER MMBER (0-1023. NOT VALUE CHECKEDIISEE CL)
            (CL) - SECTOR MNHER (1-1), NOT VALUE CHECKEO)
                NOTE: HIGH 2 BITS OF CYLINDER MUGBER ARE FLACED
                    IN TNE HIGH 2 BITS OF THE CL fEGISTER
                    (10 BITS TOTAL,
            (AL) - MUMBER OF SECTORS (MAXIIXM POSSIBLE RANGE I-80H,
                                    FOR REAO/RRITE LONG 1-79H)
                                    (INTERLEAVE VALUE FOR FORMAT 1-160)
            (ES:BX) - ADDRESS OF BUFFER FOR READS NDD NRITES,
                (NOT REQUIRED FOR VERIFY)
0UTPUT
            AH = STATUS OF CLIRRENT OPERATION
            STATUS BITS ARE DEFINED IN THE EQUATES SELON
        CY = O SULCESSFUL OPERATION (AH=D DN RETURN)
        CY = 1 FAILED OPERATION (AH HAS ERROR REASON)
            MOTE: ERROR 11H INDICATES THAT THE DATA READ HAO A recoverable
            ERROR WHICH WAS CORRECTED BY THE ECC ALEDRITHH. THE DATA
            IS PROBAELY 60CD, HONEVER THE BIOS ROUTINE INDICATES AN
            ERROR TO ALLOW THE CONTROLLING PRDGRAM A CHAMCE TO OECIDE
            FOR ITSELF. THE ERRDR MAY HOT RECUR IF THE OATA IS
```




A-86 Fixed Disk BIOS





A-90 Fixed Disk BIOS



A-92 Fixed Disk BIOS




LOC OBJ
04143201
041 C 0000
042 EB
041 F 05
042005
042184
042228
042300000000

0427

0427 C60642000C
$042 C$ C606430000
0431 E81000
04347200

0436 C60642000C
0438 C606430020
0440 E80100
0443
$0443 \mathrm{C3}$

0444
0444 2ACO
0446 E81901
04497301
0448 C3
0446
044C $1 E$
0440 2BCO
044F 8ED 0451 C41E0401
0455 IF
0456 E83403
04597257
04580308

0450 bF0100
0460 E85FDO
04637240
0465 BF0000
0468 E85700
046B 7245
0460 BF0200
0470 E84F00
04737230
0475 BF0400
0478 E84700
04787235
0470 br 0300
0480 E83F00 0483 722D

0485 BF 0600 0488 E83700 04887225

0400 BF0500
0490 E82F00 04937210

0495 BF0700 0498 E82700

LINE 919 920 921 921 922 924 925 926 927 928
929 929
930 930
931 932 932
933
934感

```
INIT_ORV
```

proc near
:----- DO DRIVE zero
MOY CHD_BLDCK+O, IMIT_DRY_C\%
HOY CND_BLOCK $+1,0$
CALL INIT_DRV_R
JC INIT_ORV_OUT
f----- DD DRIVE DNE

| Hov | CHO_DLDCK +0, INIT_DRV_CHD |
| :---: | :---: |
| Hov | CTM BLOCX $+1,001000 \mathrm{DOB}$ |
| CALL | INIT_DRV_R |

CALL INIT_DRY_R
INIT_DRV_OUT:
RET
INIT_DRV
enop
INIT_DRV_R PROC NEAR
ASSUME ES:CODE
sue AL,AL
CALL COHTAND ISSUE THE COTMANO
JNC B1
B1:

| PUSH | D5 | ; Save seghent |
| :---: | :---: | :---: |
| ASSure | DS:Duny |  |
| sub | AX,AX |  |
| mov | DS,AX | ; establish semment |
| LEs | BX, MF_TBL_VEC |  |
| PDP | Ds | ; Restore seghent |
| ASSLME | ds:cata |  |
| CALL | Ski_OFFS |  |
| Je | B3 |  |
| ADD | 8x, $\mathrm{AX}^{\text {x }}$ |  |


| H0Y | OI, 1 |
| :---: | :---: |
| CALL | Imit_DRy_S |
| Jc | Bs |
| mov | DI, 0 |
| call | INIT_DRV_S |
| JC | B3 |
| mov | DI, 2 |
| call | INIt_DRv_s |
| Jc | B3 |
| Mov | DI, 4 |
| call | INIT_DRv_s |
| Jc | B3 |
| mov | DI, 3 |
| call | INAT_ORY_3 |
| Jc | B3 |
| mov | DI, 6 |
| CALL | INIT_ORV_S |
| JC | B3 |
| mov | 0I, 5 |
| call | INIT_DRV_S |
| Jc | B3 |
| Mov | DI, 7 |
| CALL | INIT_DRV_3 |

## A-96 Fixed Disk BIOS

| LOC O | OBJ | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0498 | 7215 | 996 | se | 83 | ; drive step option |
|  |  | 997 |  |  |  |
| 0490 | bF 0800 | 998 | Hov | DI, 0 |  |
| $04 \wedge 0$ | 268A01 | 999 | mov | AL, ES:[BX + DI] |  |
| 0443 | 427600 | 1000 | Mov | CONTROL_BYTE,AL |  |
|  |  | 1001 |  |  |  |
| 0446 | 2BC9 | 1002 | st8 | cx.cx |  |
| 0446 |  | 1003 | 85: |  |  |
| 04A8 | Eed 302 | 1004 | call | PORT_1 |  |
| 04AB | EC | 1005 | IN | AL, DX |  |
| 04AC | 4802 | 1006 | TEST | AL, RL_IOMODE | ; Status input mooe |
| O4AE | 7509 | 1007 | JNZ | B6 |  |
| 04B0 | E2F6 | 1008 | LOOP | B5 |  |
| 04B2 |  | 1009 | B3: |  |  |
| 04B2 | C606740807 | 1010 | mov | disk_status, init_fail | ; operation failed |
| 04B7 | F9 | 1011 | STC |  |  |
| 0488 | c3 | 1012 | REt |  |  |
|  |  | 1013 |  |  |  |
| 0489 |  | 1014 | B6: |  |  |
| 0489 | E88502 | 1015 | CALL | PORT_O |  |
| $0^{04 B C}$ | EC | 1016 | IN | AL,0X |  |
| 0480 | 2402 | 1017 | AND | AL, 2 | ; MASK ERROP OIT |
| 040 F | 75 F 1 | 1018 | JHE | B3 |  |
| 04 Cl | c3 | 1019 | RET |  |  |
|  |  | 1020 | ASSUPE | ES: nothing |  |
|  |  | 1021 | INIT_DRV_R | EndP |  |
|  |  | 1022 |  |  |  |
|  |  | 1023 | ;----- SERD THE | He byte out to the control | Ler |
|  |  | 1024 |  |  |  |
| 04 Cz |  | 1025 | INIT_DRV_s | proc mear |  |
| $04 \mathrm{C2}$ | EBC501 | 1026 | call | ho_mait_rea |  |
| $04 \mathrm{C5}$ | 7207 | 1027 | Jc | 01 |  |
| $04 \mathrm{C7}$ | E8A 702 | 1028 | call | PORT_O |  |
| 0451 | 268a01 | 1029 | Mov | AL, ES: [BX P DI] |  |
| 04CD | EE | 2030 | our | DX,AL |  |
| 04.8 |  | 1031 | D1: |  |  |
| O4CE | c3 | 1032 | RET |  |  |
|  |  | 1033 | INIT_DPV_S | EndP |  |
|  |  | 1034 |  |  |  |
|  |  | 1035 | 3------------- |  |  |
|  |  | 1036 | 3 READ LO |  | : |
|  |  | 1037 | - | -- |  |
|  |  | 1038 |  |  |  |
| 04.5 |  | 1039 | RD_LONG | proc near |  |
| 04CF | E81900 | 1040 | call | CHK_LONG |  |
| 0402 | 726B | 1041 | sc | So |  |
| 0404 | C6064200E5 | 1042 | mav | Crio_elock +0 , RD_LONG_CM |  |
| 0409 | B047 | 1043 | Hov | AL,DMA_read |  |
| 0408 | E868 | 1044 | JMP | SHORT DME_OPN |  |
|  |  | 1045 | RD_LONG | enop |  |
|  |  | 1046 |  |  |  |
|  |  | 1047 | \|------------- | ---------------------------- |  |
|  |  | 1048 | heite L | LONG (AH $=0$ OH) | : |
|  |  | 1049 | 1------------- | -------------------------1- |  |
|  |  | 1050 |  |  |  |
| 04D0 |  | 1051 | Mr_LONG | proc near |  |
| O4DO | Esobop | 1052 | call | CHK_LONG |  |
| OLEO | 7250 | 1053 | Jc | 68 |  |
| 04 EL 2 | C6064200E6 | 1054 | Hov | CMO_BLOCK + O, WR_LONG_CHO |  |
| 04 E 7 | B048 | 1055 | mov | AL,OMA_MRITE |  |
| 04 EP | EB5A | 1056 | JMP | SHORT DHA_OPT |  |
|  |  | 1057 | HR_LONE | Erop |  |
|  |  | 1058 |  |  |  |
| 04 EB |  | 1059 | CHK_LOWS | Proc near |  |
| O4E ${ }^{\text {a }}$ | 204600 | 1060 | nov | AL,CHD_BLOCK+4 |  |
| O4EE 3 | 3 cso | 1061 | cmp | AL, O8OH |  |
| O4FO F | F5 | 1062 | CMC |  |  |
| $04 F 1$ c | c3 | 1063 | RET |  |  |
|  |  | 1064 | CHK_LONG | Endep |  |
|  |  | 1065 |  |  |  |
|  |  | 1066 | ;-------------- | ---------------------------- |  |
|  |  | 1067 | ; SEEK | $(\mathrm{AH}=\mathrm{OCH})$ | : |
|  |  | 1068 |  |  |  |
|  |  | 1069 |  |  |  |
| 04F2 |  | 1070 | DLSK_SEEK | proc near |  |
| BAFE | c606420000 | 1071 | HOV | CMO_BLOCK, SEEK_CMO |  |
| 04F7 E | E830 | 1072 | JMP | SHORT NDMA_OPN |  |




| LOC OBJ | LINE | SOURCE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1227 | 3 |  |  | : |
|  | 1228 | 3 BYtE | 2 |  | : |
|  | 1229 | 1 | BITS 7-5 | 5 CYLINDEA HIEH | : |
|  | 1230 | 1 | BITS 4-0 | - sector muber | : |
|  | 1231 | 1 |  |  | ; |
|  | 1232 | ; BYTE | 3 |  | : |
|  | 1233 |  | Bits 7-0 | - ctlinder low | = |
|  | 1234 | 3 |  |  | : |
|  | 1235 | ;----- | ------- | --------- | ----* |
|  | 1236 |  |  |  |  |
| 05\% | 1237 | ERROR_C |  | Proc mear |  |
|  | 1238 |  | ASSUME | ES:DATA |  |
| 059C AD7400 | 1239 |  | mov | AL.DISK_STATUS | 1 check if there mas an error |
| 059 F OACO | 1240 |  | OR | AL,AL |  |
| 05A1 7501 | 1241 |  | JNZ | 621 |  |
| 0543 c 3 | 1242 |  | RET |  |  |
|  | 1243 |  |  |  |  |
|  | 1244 | ;----- | PERFORM SE | Sense status |  |
|  | 1245 |  |  |  |  |
| 0544 | 1246 | 621: |  |  |  |
| 0544884000 | 1247 |  | Hov | ax, Data |  |
| D5AT 8ECO | 1248 |  | nov | ES,AX | - ESTABLISH SEGMENT |
| 05A9 2BED | 1249 |  | sus | Ax, $\mathrm{AX}^{\text {a }}$ |  |
| 05ab abfe | 1250 |  | Hov | DI,AX |  |
| O5AD C606420003 | 1251 |  | mov | CMO_BLOCK +O , SEMSE_CMO |  |
| 0582 2ACO | 1252 |  | Sus | $\mathrm{AL}, \mathrm{AL}$ |  |
| 0584 E8ABFF | 1253 |  | CALL | CORHAND | - issue sense status commano |
| 05877223 | 1254 |  | $J 6$ | SENSE_ABORT | - cannot recover |
| 0589890400 | 1255 |  | Hov | CX,4 |  |
| 05BC | 1256 | 622: |  |  |  |
| 058c eecboo | 1257 |  | catl | HD_WAIT_REQ |  |
| 05BF 7220 | 1258 |  | $\boldsymbol{r}$ | 624 |  |
| OSE1 Ebadol | 1259 |  | Call | PORT_0 |  |
| 05 C 4 EC | 1260 |  | IN | AL, DX |  |
| 055526884542 | 1261 |  | nov | ES: HD_ ERROR(DI), AL | : Store ahay senge bytes |
| 05C9 47 | 1262 |  | Inc | DI |  |
| 05Ca E8biol | 1263 |  | call | PORT_1 |  |
| O5CD ERED | 1264 |  | LCOP | G22 |  |
| DSCF E8bs00 | 1265 |  | Call | HD_WAIt_reg |  |
| 05027200 | 1266 |  | J | 624 |  |
| 0504 E89a01 | 1267 |  | CALL | PDRT_o |  |
| 0507 Ec | 1268 |  | IN | AL. $\mathrm{DX}^{\text {a }}$ |  |
| 05084802 | 1269 |  | test a | AL, 2 |  |
| 050A 740F | 1270 |  | Jz 5 | Stat_err |  |
| 050C | 1271 | SENSE_A | BORT: |  |  |
| 05DC C6067400FF | 1272 |  | Hov 0 | DISK_STATUS, SENSE_FAIL |  |
| 05 E 1 | 1273 | 624: |  |  |  |
| 05E1 F9 | 1274 |  | STC |  |  |
| 05E2 C3 | 1275 |  | qEt |  |  |
|  | 1276 | ERROR_C |  | ENDP |  |
|  | 1277 |  |  |  |  |
| 05631206 | 1278 | T.0 | OK | TYPE_0 |  |
| $05 E 52706$ | 1279 | T_1 | OH | TYPE_1 |  |
| 05E 7 6A06 | 1280 | T-2 | Dw | TYPE_2 |  |
| 05E9 7706 | 1281 | T_3 | OH | TYPE_3 |  |
|  | 1282 |  |  |  |  |
| 05E日 | 1283 | STAT_ER |  |  |  |
| O5EB 268AlE4200 | 1284 |  | mov B | BL, ES:HD_ERROR | ; GEt error byte |
| O5FD ascs | 1285 |  | MOV AL | AL, BL |  |
| O5F 2 240F | 1286 |  | AND A | AL, OFN |  |
| 0574 80E330 | 1287 |  | $\cdots{ }^{\text {a }}$ B | BL,00110000B | ; isolate type |
| O5F7 2aff | 1280 |  | SUB B |  |  |
| D5F9 B103 | 1289 |  | mov $C$ | CL, 3 |  |
| 05 FE D3EE | 1290 |  | SHR B | BX, CL | ; LDJust |
| O5FD 2EFFATE30S | 1291 |  | JMP W | WORD PTR CS:LBX + OFFSET | T.01 |
|  | 1292 |  | assume es | S: notwimg |  |
|  | 1293 |  |  |  |  |
| 0602 | 1294 | TYPEO_T | able | label bite |  |
| 060200204020800020 | 1295 |  | DB 0 | O, BAD_CNTLR, BAD_SEEK, BAD | _OATLP, TIME_DUT, 0,BAD_CNTLR |
| 06090040 | 1296 |  | D8 0 | O,bad_seek |  |
| 0009 | 1297 | TYPE0_L |  | equ s-typeo_table |  |
| 0688 | 1290 | TYPE1_T | able L | Label byte |  |
| 06081010020004 | 1299 |  | DB B | BAD_ECC, BAD_ECC, ALO_ADD $^{\text {a }}$ | _MARK, O, RECORD_NOT_FND |
| 06104000001108 | 1300 |  | D8 B | BAD_SEEK, 0,0,0ATA_CORREC | ted ,8AD_track |
| 000A | 1301 | TYPEL_L |  | EQU :TYPE1_TABLE |  |
| 0615 | 1302 | TYPE2_T | A日LE L | label byte |  |
| 06150102 | 1303 |  | DB B | BAD_CTD, BAD_ADDR_MARK |  |


| 0002 | 1304 | TrPEz_LEN | EqU A-typer_table |  |
| :---: | :---: | :---: | :---: | :---: |
| 0617 | 1305 | TYpe3_TABLE | LABEL BYTE |  |
| 8617202010 | 1306 | DB | BAO_CNTLR,BAD_CNTLR, BAD_ECC |  |
| 0003 | 1307 | TYPE3_LEN | EQU -TYPE3_TABLE |  |
|  | 1308 |  |  |  |
|  | 1309 | ,----- TYPE O ERROR |  |  |
|  | 1310 |  |  |  |
| 0614 | 1311 | TYPE_0: |  |  |
| 0614880206 | 1312 | MOV BX, OFFSET TYPEO_TABLE |  |  |
| 06103609 | 1313 | JTAP ULDEF_ERR_L CHECX If error is defined |  |  |
| 061F 7363 | 1314 |  |  |  |
| 0621 2E07 | 1315 | XLAT CS:TYPEO_TABLE |  | 1 TABLE LOOKUP |
| 0623 A27400 | 1316 | mov | dISK_STATUS,AL | 1 SEt erron coos |
| 0626 C3 | 1317 | RET |  |  |
|  | 1318 |  |  |  |
|  | 1319 | 1------ TYPE 1 ERROR |  |  |
|  | 1320 |  |  |  |  |
| 0627 | 1321 | TYPE_-1: |  |  |
| 0627 880806 | 1322 | nov | bX, OFFSET TYPE1_tABLE |  |
| 062a abes | 1323 | Mov | CX, AX |  |
| 0625 3CDA | 1324 | CHP | AL, TYPEI_LEN | ; check if error is defined |
| O62E 7354 | 1325 | JaE | UROEF_ERR_L |  |
| 06302507 | 1326 | XLAT | cs: TYPEI_TABLE | I table lookup |
| 0632 A27400 | 1327 | nov | DISK_STATUS,AL | 1 SET ERROR COEE |
| 0635808108 | 1328 | ano | CL, OSH | - Correcteo ecc |
| 0630 80F908 | 1329 | CHP | CL, OOH |  |
| 0638 752A | 1330 | ma | 630 |  |
|  | 1331 |  |  |  |
|  | 1332 | [----- obtain ecc error burst lemgth |  |  |
|  | 1333 |  |  |  |  |  |
| 0630 5606420000 | 1334 | How | CFm_BLOCK +0 , RO_ECC_CKO |  |
| 0642 2aco | 1335 | sus | AL,AL |  |
| 0644 E81BFF | 1336 | call | command |  |
| 0647 721E | 1337 | Jc | 530 |  |
| 0649 E83E00 | 1330 | call | HD_mait_rea |  |
| $064 C 7219$ | 1339 | Je | 630 |  |
| $064 \mathrm{ESP2001}$ | 1340 | call | PORT 0 |  |
| 0651 EC | 1341 | IN | AL,DX |  |
| 0652 8acs | 1342 | nov | CL,AL. |  |
| 0654 E83300 | 1343 | call | HD_hait_rea |  |
| 0657 720E | 1344 | J | 630 |  |
| 0659 E01501 | 1345 | call | PORT_0 |  |
| O65C EC | 1346 | IN | AL, DX |  |
| 06504601 | 1347 | test | AL,OIH |  |
| 065F 7406 | 1348 | Jz | 630 |  |
| 0661 C606740020 | 1349 | Hov | DISK_status, BAD_CATUR |  |
| 0666 F9 | 1350 | STC |  |  |
| 0667 | 1351 | 630: |  |  |
| 0667 BaCl | 1352 | HOV | AL,CL |  |
| 0669 c3 | 1353 | ret |  |  |
|  | 1354 |  |  |  |  |  |
|  | 1355 | 3----- TYPE 2 ERROR |  |  |
|  | 1356 |  |  |  |
| 066A | 1357 | TYPE_2: |  |  |
| 0664 B81506 | 1358 | Hov | BK,OFFSET TYPE2_TABLE |  |
| $066 \mathrm{D} 3 \mathrm{CD2}$ | 1359 | CMP | AL,TYPE2_LEN | - Check if error is defineo |
| 06657313 | 1360 | JAE | UNDEF_ERR_L |  |
| 0671 2ED7 | 1361 | xLat | CS:TYPE1_TABLE | ; thble lookup |
| 0673 A27480 | 1362 | mov | DISK_STATUS,AL | ; set error cooe |
| 0676 c3 | 1363 | RET |  |  |
|  | 1364 |  |  |  |
|  | 1365 | B----- TYPE 3 ERROR |  |  |
|  | 1366 |  |  |  |  |  |
| 0677 | 1367 | TYPE_3: |  |  |
| 0677 881706 | 1368 | nov | BX,DFFSET TYPE3_TABLE |  |
| 0674 3cos | 1369 | CMP | AL,TYPE 3_LEN |  |
| 067 C 7306 | 1370 | JAE | UNDEF_ERR_L |  |
| 067E 2E07 | 1371 | xLat | C5:TYPE3_TABLE |  |
| O6ad a27400 | 1372 | Hov | disk_status, al |  |
| 0683 cs | 1373 | RET |  |  |
|  | 1374 |  |  |  |
| 0684 | 1375 | UNEF_ERR_L: |  |  |
| 0684 C606740083 | 1376 | Mov | DISK_STATUS, LNDEF_ERR |  |
| 0669 c3 | 1377 | RET - |  |  |
|  | 1378 |  |  |  |
| 0634 | 1379 | HD_HAIt_heq | Proc near |  |
| 060431 | 1380 | PUSH | cx |  |



| LOC OBJ | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: |
| O6EE 2AFF | 1458 | sus | En, Br |  |
| 06FO SALE4600 | 1459 | How | BL,CMO_BLOCK +4 |  |
| 067452 | 1460 | Push | DX |  |
| 0655 F7E3 | 1461 | Mul | 日x | - BLOCK COUNT TIMES 516 |
| $06 F 7$ 5A | 1462 | POP | DX |  |
| O6F 858 | 1463 | POP | Bx |  |
| 06F9 40 | 1464 | OEC | $\boldsymbol{A X}$ | ; adust |
| 06FA | 1465 | 120: |  |  |
|  | 1466 |  |  |  |
| 06FA 50 | 1467 | PUSH | $\mathbf{M X}$ | I save count value |
| 06FP E607 | 1468 | Or | OMA 7 7,AL | - LOW BYTE OF COUNT |
| O6FD OAC4 | 1469 | nov | AL, AH |  |
| O6FF E607 | 1470 | OUT | DMA 7 7,AL | I HIEH EYtE of COUNT |
| 0701 FB | 1471 |  |  | - interrupty back on |
| 070259 | 1472 | POP | cx | I recover count value |
| 070358 | 1473 | POP | $\pm$ | I recover adoress value |
| 0704 03C1 | 1974 | 400 |  | 1 ADD, TEST FOR 64K OVERFLOM |
| 070659 | 1975 | POP | cx ; | - recover megister |
| 0707 C3 | 1476 | RET | 3 Retuma | to Caller, CFl set er above if erron |
|  | 1477 | OM_SETUP | Embp |  |
|  | 1478 |  |  |  |
|  | 1479 |  |  |  |
|  | 1980 | \| HAIT_INT |  | : |
|  | 1481 | THIS ROU | UTINE MAITS FOR THE FIXEO | DISK |
|  | 2982 | CONTROL | Ler to syenlit that an inter | ErRUPT |
|  | 1483 | Has OCC | unred. | ; |
|  | 1484 | 1----...- | -------------------------- | -------- |
| 0708 | 1485 | MAIT_INT | PROC MEAR |  |
| 0708 FB | 1486 | STI |  | - turn on interrupts |
| 070953 | 1487 | Push | Bx | - preserve registers |
| 0704 51 | 1480 | Push | cx |  |
| O70B 06 | 1489 | push | ES |  |
| O70C 56 | 1490 | PUSH | SI |  |
| 15 | 1491 | Push | DS |  |
|  | 1492 | Assure | DS: Dunsir |  |
| G70E 2BCO | 1493 | Sue | AX, NX |  |
| 0710 aEds | 1494 | HOY | DS,AX i | ESTABLISH SEGMENT |
| 0712 C4360401 | 1495 | LES | SI, HF_TBL_YEC |  |
|  | 1496 | Assume | DS: DATA |  |
| 0716 2F | 1497 | POP | DS |  |
|  | 1498 |  |  |  |
|  | 1499 | I----- SET Timeout values |  |  |
|  | 1500 |  |  |  |
| 0717 2AFF | 1501 | sus |  |  |
| 0719 26805ces | 1502 | Mov | BL, BYTE PTR ES:ISI)(9) | - standaro time oft |
| 0710 CA264200 | 1503 | Hov | AH,CPD_BLOCK |  |
| 0721 b0Fc04 | 1504 | CMP | AH, FMTDRV_CMD |  |
| 07247506 | 1505 | JNZ | W5 |  |
| 0726 26BA5C0A | 1505 | Hov | BL,byte ptre estisijionh | - format drive |
| 072A EB09 | 1507 | JMP | SHORT W4 |  |
| 072 C 80FCE3 | 1508 | MS: CMP | AH,CHK_DRY_CID |  |
| 072F 7509 | 1509 | JNE | ${ }^{4} 4$ |  |
| $073126845 C 0 B$ | 1510 | nov | BL, BYte PTR ES: [SIIIOEH) | 1 check drive |
| 0735 | 1511 | W4: |  |  |
| 0735 28C9 | 1512 | 348 | cx,ex |  |
|  | 1513 |  |  |  |
|  | 1514 | mait for | INTERRUPT |  |
|  | 1515 |  |  |  |
| 0737 | 1516 | H1: |  |  |
| 0737 E84400 | 1517 | Call | PORT_1 |  |
| 0734 EC | 1518 | In | AL, DX |  |
| 07382420 | 1519 | ND | AL, O2OH |  |
| 0730 3C20 | 1520 | CMP | AL,O2OH | DID INTERRUPT OCCUR |
| 073F 740A | 1521 | $J 2$ | H2 |  |
| 0741 E2F4 | 1522 | LOOP | WL | ineer loop |
| 0743 4B | 1523 | DEC | $8 \times$ |  |
| 0744 75F1 | 1524 | Wic | 41 | OUTER LOOP |
| 0746 C606740080 | 1525 | now | DISK_STATUS, TIME_DUT |  |
| 074B | 1526 | NZ: |  |  |
| 0748 E82300 | 1527 | call | POPT_O |  |
| O74E EC | 1528 | IN | AL, DX |  |
| 07452402 | 1529 | AND | AL,2 b | ERROR BIt |
| 075108067600 | 1530 | 0 | DISK_status,al | SAVE |
| 0755 E83000 | 1531 | CALL | PORT_3 | intelirupt mask register |
| 0758 32C0 | 1532 | XOR | AL,AL | zero |
| 075A EE | 1533 | OUT | DX,AL ; | RESET MASK |
| 9758 5E | 1534 | pop | sI ; | restore resisters |


| LOC OBJ | LINE | SOURCE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 075C 07 | 1535 |  | POP | Es |  |
| 0750 59 | 1536 |  | POP | cx |  |
| 075E 58 | 1537 |  | POP | BX |  |
| 075F c3 | 1538 |  | RET |  |  |
|  | 1539 | HAIt_INT |  | ENPP |  |
|  | 1540 |  |  |  |  |
| 0760 | 1541 | HD_INT | Proc | NEAR |  |
| 076050 | 1542 |  | PUSH | AK |  |
| 07618020 | 1543 |  | Hov | AL, EDI | - End of interrupt |
| 0763 E620 | 1544 |  | OUT | INT_CTL_PORT,AL |  |
| 07658007 | 1545 |  | Hov | AL,07H | 3 SET dMa hode to dishele |
| 0767 E60A | 1546 |  | OUT | DMA $+10, A L$ |  |
| 0769 E421 | 1547 |  | In | AL, O2IH |  |
| 0768 0c20 | 1540 |  | OR | AL. $\mathrm{OLOH}^{\text {O }}$ |  |
| 0760 E621 | 1549 |  | OUT | O21m,AL |  |
| 076F 50 | 1550 |  | POP | 4 A |  |
| 0770 CF | 1551 |  | IRET |  |  |
|  | 1552 | HD_INT | endp |  |  |
|  | 1553 |  |  |  |  |
|  | 1554 | 1 PORTS |  |  | - |
|  | 2555 |  |  |  | 1 |
|  | 1556 | ; | generate proper port value |  | : |
|  | 1557 | ; | BASED ON THE PORT Offset |  | 1 |
|  | 1558 |  |  |  |  |
|  | 1559 |  |  |  |  |
| 0771 | 1560 | PORT_0 | Proc | nexir |  |
| 0771 B42003 | 1561 |  | mov | DX, HF_PORT | ; base yalue |
| 077450 | 1562 |  | PuSH | AX |  |
| 0773 2AE4 | 1563 |  | Sus | AH, AH |  |
| 0777407700 | 1564 |  | Mov | AL, PORT_OFF | 3 ADD IN THE OFFSET |
| 077a 03D0 | 1565 |  | 400 | DX,AX |  |
| 077458 | 1566 |  | POP | dx |  |
| 0770 cs | 1567 |  | RET |  |  |
|  | 1568 | PORT_0 | Endp |  |  |
|  | 1569 |  |  |  |  |
| 0775 | 1570 | PDRT_1 | proc | near |  |
| 077E E8FOFF | 1571 |  | CALL | PORT_0 |  |
| 078142 | 1572 |  | INC | DX | I increment to port one |
| 0782 c3 | 1573 |  | RET |  |  |
|  | 1574 | POPT_1 | ERDP |  |  |
|  | 1575 |  |  |  |  |
| 0783 | 2576 | PORT_2 | Proc | NEAR |  |
| 0763 E8Fefr | 1577 |  | call | PORT_1 |  |
| 070642 | 1578 |  | INC | BX | 3 INCREMENT TO PORT TwO |
| 0787 cs | 1579 |  | REt |  |  |
|  | 1580 | PORT_2 | EMDP |  |  |
|  | 1581 |  |  |  |  |
| 0788 | 1582 | PORT_3 | Proc | near |  |
| 0788 EAFPFF | 1583 |  | call | PORT_2 |  |
| 078842 | 1584 |  | INC | OX | ; increment to port three |
| 078 Cl | 1585 |  | RET |  |  |
|  | 1586 | PORT_3 | endo |  |  |
|  | 1587 |  |  |  |  |
|  | 1588 |  |  |  |  |
|  | 1509 | 3 SW2_0FFS |  |  | : |
|  | 1590 | 1 | determine parameter table offset |  | : |
|  | 1591 | 1 | using co | ONTROLLER PORT THO AND | : |
|  | 1592 | 1---- | DRIVE N | NBEE SPECIFIER (0-1) | : |
|  | 1593 |  |  | - | ------ |
|  | 1594 |  |  |  |  |
| 0780 | 1595 | SW2_OFFS |  | Proct near |  |
| 0780 E8F3FF | 1596 | call |  | PORT_ 2 |  |
| 0790 EC | 1597 | IN |  | AL, DX | 3 READ PORT 2 |
| 079150 | 1598 | PUSH |  | ${ }_{4}{ }^{\text {a }}$ |  |
| 0792 E8E9FF | 1599 | call |  | PORT_1 |  |
| 0795 EC | 1600 | IN |  | AL, DX |  |
| 07\% 2402 | 1601 | AND |  | AL, 2 | - Check for error |
| 079858 | 1602 | POP |  | ${ }_{4} \times$ |  |
| 07997516 | 1603 | NE |  | SW2_OFFS_ERR |  |
| 0790 84264300 | 1604 | HOV |  | AH,CMO_BLOCK+1 |  |
| 079F 60E420 | 1605 | AND |  | AH.001000008 | 1 drive 0 Or 1 |
| 07A2 7504 | 1606 | Jinz |  | SW2_ANO |  |
| 07A4 DOEA | 2607 | SHR |  | Al, 1 | ; ADJust |
| 07A6 DDEE | 1608 | \$HR |  | AL, 1 |  |
| 07A8 | 1609 | S42_ANO: |  |  |  |
| 07482403 | 2610 |  | and | AL, 011B | - ISOLATE |
| 07AA B104 | 1611 |  | nov | CL. ${ }^{\text {c }}$ |  |


| LOC OBJ | LINE | SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: |
| OTAC deEO | 1612 | SHL | AL.CL | ; abJust |
| 07at zaEg | 1613 | SUP | AH, AH |  |
| $0780 \mathrm{C3}$ | 1614 | RET |  |  |
| 0781 | 1615 | SW2_OFF3_ERR: |  |  |
| 0781 F 9 | 1616 | STC |  |  |
| 0782 63 | 1617 | RET |  |  |
|  | 1618 | \$42_0fF3 | ERDP |  |
|  | 1619 |  |  |  |
| $078330382 F 31362 F 38$ 32 | 1620 | D8 | '08/16/82 ${ }^{\prime}$ | 3 release marker |
|  | 1621 |  |  |  |
| 0788 | 1622 | End_address | Label byte |  |
| -- | 1623 | COOE ENOS |  |  |
|  | 1624 | END |  |  |

Notes:

# APPENDIX B: 8088 ASSEMBLY INSTRUCTION SET REFERENCE 

8088
Register Model


Instructions which reference the flag register file as a 16 -bit object use the symbol FLAGS to represent the file:


X $=$ Don't Care

AF: Auxiliary Carry - BCD
CF: Carry Flag
PF: Parity Flag
SF: Sign Flag
ZF: Zero Flag
DF: Direction Flag (Strings)
IF: Interrupt Enable Flag
OF: Overflow Flag ( $C F \oplus S F$ )
TF: Trap-Single Step Flag
$\square-8080$ Flags $\square-8088$ Flags

## Operand Summary

"reg" Iield Bil Assignments:

| 16-8it $(\mathbf{w}=1)$ |  | 8 -Bit $[\mathbf{w}=0)$ |  | Segment |  |
| :---: | :--- | :---: | :--- | :--- | :--- |
| 000 | AX | 000 | AL | 00 | ES |
| 001 | CX | 001 | CL | 01 | CS |
| 010 | DX | 010 | DL | 10 | SS |
| 011 | BX | 011 | BL | 11 | DS |
| 100 | SP | 100 | AH |  |  |
| 101 | BP | 101 | CH |  |  |
| 110 | SI | 110 | DH |  |  |
| 111 | DI | 111 | BH |  |  |

## Second Instruction Byte Summary

| $\bmod$ | $x x x$ | $r / m$ |
| :--- | :--- | :--- |


| mod | Displacement |
| :--- | :--- |
| 00 | DISP = $0^{*}$, disp-low and disp-high are absent |
| 01 | DISP = disp-low sign-extended to 16-bits, disp-high is absent |
| 10 | DISP = disp-high: disp-low |
| 11 | $\mathrm{r} / \mathrm{m}$ is treated as a "reg" field |


| r/m | Operand Address |
| :--- | :--- |
| 000 | $(B X)+(S I)+$ DISP |
| 001 | $(B X)+(D I)+$ DISP |
| 010 | $(B P)+(S I)+$ DISP |
| 011 | $(B P)+(D I)+D I S P$ |
| 100 | $(S I)+D I S P$ |
| 101 | $(D I)+D I S P$ |
| 110 | $(B P)+$ DISP* |
| 111 | $(B X)+$ DISP |

$011 \quad(B P)+(D I)+D I S P$
100 (SI) + DISP
(DI) + DISP

111 (BX) + DISP
DISP follows 2nd byte of instruction (before data if required).
*except if mod $=00$ and $\mathrm{r} / \mathrm{m}=110$ then $\mathrm{EA}=$ disp-high: disp-low.

## Memory Segmentation Model



Segment Override Prefix

$$
001 \text { reg } 110
$$

Use of Segment Override

| Dperand Register | Default | With Override Prefix |
| :--- | :---: | :--- |
| IP (Code Address) | CS | Never |
| SP (Stack Address) | SS | Never |
| BP (Stack Address or Stack Marker) | SS | BP + DS or ES, or CS |
| SI or DI (not including strings) | DS | ES, SS, or CS |
| SI (Implicit Source Address for Strings) | DS | ES, SS, or CS |
| DI (Implicit Destination Address for Strings) | ES | Never |

## B-4 8088 Instruction Reference

MOV = Move
Register/memory to/from register

| 1 | 0 | 0 | 0 | 1 | 0 | d | w | mod | reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to register/memory

| 1 | 1 | 0 | 0 | 0 | 1 | 1 | w | $\bmod$ | 0 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ | data | data if $w=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to register

| 1 | 0 | 1 | 1 | $w$ | reg | data | data if $w=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Memory to accumulator

| 1 | 0 | 1 | 0 | 0 | 0 | 0 | w | addr-low | addr-high |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Accumulator to memory

| 1 | 0 | 1 | 0 | 0 | 0 | 1 | w | addr-low |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | addr-high

Register/memory to segment register

| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\bmod$ | 0 | reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Segment register to register/memory

| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\bmod$ | 0 | reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

PUSH = Push
Register/memory

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\bmod$ | 1 | 1 | 0 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Register
$\begin{array}{llllll}0 & 1 & 0 & 1 & 0 & r e g\end{array}$
Segment register

| 0 | 0 | 0 | reg | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POP = Pop
Register/memory

| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\bmod$ | 0 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Register

| 0 | 1 | 0 | 1 | 1 | reg |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Segment register

| 0 | 0 | 0 | reg | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

XCHG = Exchange
Register/memory with register

| 1 | 0 | 0 | 0 | 0 | 1 | 1 | w | mod | reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Register with accumulator

| 1 | 0 | 0 | 1 | 0 | reg |
| :--- | :--- | :--- | :--- | :--- | :--- |

IN = input to $\mathrm{AL} / \mathrm{AX}$ from
Fixed port

| 1 | 1 | 1 | 0 | 0 | 1 | 0 | w | port |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 1 | 0 | 1 | 1 | 0 | w |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

OUT = Output from $\mathrm{AL} / \mathrm{AX}$ to
Fixed port

| 1 | 1 | 1 | 0 | 0 | 1 | 1 | w | port |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Variable port (DX)

| 1 | 1 | 1 | 0 | 1 | 1 | 0 | $w$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

XLAT = Translate byte to AL

| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LEA = Load EA to register

| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | mod | reg |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{r} / \mathrm{m}$ |  |  |  |  |  |  |  |  |  |

LDS = Load pointer to DS

| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | mod $\mathrm{reg} \mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LES = Load pointer to ES

| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | mod | reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LAHF = Load AH with flags

| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SAHF = Store AH into flags

| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

PUSHF = Push flags

| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POPF = Pop flags

| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## B-6 8088 Instruction Reference

## Arithmetic

ADD = Add
Register/memory with register to either

| 0 | 0 | 0 | 0 | 0 | 0 | $d$ | w | $\mathrm{mod} \mathrm{reg} \mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to register/memory

| 1 | 0 | 0 | 0 | 0 | 0 | s | w | $\bmod$ | 0 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ | data | data if $\mathrm{s}: \mathrm{w}=01$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to accumulator

| 0 | 0 | 0 | 0 | 0 | 1 | 0 | $w$ | data | data $\mathrm{if} w=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

ADC = Add with carry
Register/memory and register to either

| 0 | 0 | 0 | 1 | 0 | 0 | d | w | mod | reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to register/memory

| 1 | 0 | 0 | 0 | 0 | 0 | s | w | $\bmod$ | 0 | 1 | 0 | $\mathrm{r} / \mathrm{m}$ | data | data if $\mathrm{s}: \mathrm{w}=01$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to accumulator

| 0 | 0 | 0 | 1 | 0 | 1 | 0 | w | data | data if $\mathrm{w}=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

INC = Increment
Register/memory

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | $w$ | $\bmod$ | 0 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Register

| 0 | 1 | 0 | 0 | 0 | reg |
| :--- | :--- | :--- | :--- | :--- | :--- |

$A A A=A S C I I$ adjust for add

| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DAA = Decimal adjust for add

| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## SUB = Subtract

Register/memory and register to either

| 0 | 0 | 1 | 0 | 1 | 0 | d | w | mod reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate from register/memory

| 1 | 0 | 0 | 0 | 0 | 0 | s | w | $\bmod$ | 1 | 0 | 1 | $\mathrm{r} / \mathrm{m}$ | data | data if $\mathrm{s}: \mathrm{w}=01$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate from accumulator

| 0 | 0 | 1 | 0 | 1 | 1 | 0 | $w$ | data | data if $w=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SBB = Subtract with borrow
Register/memory and register to either

| 0 | 0 | 0 | 1 | 1 | 0 | $d$ | $w$ | mod | reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate from register/memory

| 1 | 0 | 0 | 0 | 0 | 0 | s | w | $\bmod$ | 0 | 1 | 1 | $\mathrm{r} / \mathrm{m}$ | data | data it $\mathrm{s}: \mathrm{w}=01$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate from accumulator

| 0 | 0 | 0 | 1 | 1 | 1 | 0 | w | data | data if $\mathrm{w}=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DEC = Decrement
Register/memory

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | w | $\bmod$ | 0 | 0 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Register

| 0 | 1 | 0 | 0 | 1 | reg |
| :--- | :--- | :--- | :--- | :--- | :--- |

NEG = Change sign

| 1 | 1 | 1 | 1 | 0 | 1 | 1 | $w$ | $\bmod$ | 0 | 1 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

CMP = Compare Register/memory and register

| 0 | 0 | 1 | 1 | 1 | 0 | d | w | mod | reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate with register/memory

| 1 | 0 | 0 | 0 | 0 | 0 | s | w | $\bmod$ | 1 | 1 | 1 | $\mathrm{r} / \mathrm{m}$ | data | data if $\mathrm{s}: \mathrm{w}=01$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate with accumulator

| 0 | 0 | 1 | 1 | 1 | 1 | 0 | $w$ | data | data if $w=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

AAS = ASCII adjust for subtract

| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DAS = Decimal adjust for subtract

| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

MUL = Multiply (unsigned)

| 1 | 1 | 1 | 1 | 0 | 1 | 1 | w | $\bmod$ | 1 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

IMUL = Integer multiply (signed)

| 1 | 1 | 1 | 1 | 0 | 1 | 1 | w | $\bmod$ | 1 | 0 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

> AAM = ASCII adjust for multiply

| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DIV = Divide (unsigned)

| 011 w - mod |  |
| :---: | :---: |

## B-8 8088 Instruction Reference

IDIV = Integer divide (signed)

| 1 | 1 | 1 | 1 | 0 | 1 | 1 | $w$ | $\bmod$ | 1 | 1 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

AAD $=$ ASCII adjust for divide

| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

CBW = Convert byte to word
$\begin{array}{llllllll}1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$
CWD = Convert word to double word

| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Logic

NOT = Invert

| 1 | 1 | 1 | 1 | 0 | 1 | 1 | w | $\bmod$ | 0 | 1 | 0 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SHL/SAL = Shift logical/arithmetic left

| 1 | 1 | 0 | 1 | 0 | 0 | $v$ | $w$ | $\bmod$ | 1 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SHR = Shift logical right

| 1 | 1 | 0 | 1 | 0 | 0 | v | w | $\bmod$ | 1 | 0 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SAR $=$ Shift arithmetic right

| 1 | 1 | 0 | 1 | 0 | 0 | $v$ | w | $\bmod$ | 1 | 1 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

ROL $=$ Rotate left

| 1 | 1 | 0 | 1 | 0 | 0 | $v$ | w | $\bmod$ | 0 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

ROR = Rotate right

| 1 | 1 | 0 | 1 | 0 | 0 | $v$ | $w$ | $\bmod$ | 0 | 0 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

RCL = Rotate through carry left

| 1 | 1 | 0 | 1 | 0 | 0 | $v$ | $w$ | $\bmod$ | 0 | 1 | 0 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RCR = Rotate through carry right

| 1 | 1 | 0 | 1 | 0 | 0 | $v$ | $w$ | $\bmod$ | 0 | 1 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

AND $=$ And
Register/memory and register to either

| 0 | 0 | 1 | 0 | 0 | 0 | $d$ | $w$ | mod reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to register/memory

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | w | $\bmod$ | 1 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ | data | data if $\mathrm{w}=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to accumulator

| 0 | 0 | 1 | 0 | 0 | 1 | 0 | $w$ | data | data if $w=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

TEST = And function to flags, no result
Register/memory and register

| 1 | 0 | 0 | 0 | 0 | 1 | 0 | w | mod reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate data and register/memory

| 1 | 1 | 1 | 1 | 0 | 1 | 1 | w | $\bmod$ | 0 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ | data | data if $\mathrm{w}=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate data and accumulator

| 1 | 0 | 1 | 0 | 1 | 0 | 0 | $w$ | data | data if $w=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$O R=O R$
Register/memory and register to either

| 0 | 0 | 0 | 0 | 1 | 0 | d | w | mod | reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to register/memory

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | w | $\bmod$ | 0 | 0 | 1 | $\mathrm{r} / \mathrm{m}$ | data | data $\mathrm{if} \mathrm{w}=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to accumulator

| 0 | 0 | 0 | 0 | 1 | 1 | 0 | w | data | data if $\mathrm{w}=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

XOR = Exclusive or
Register/memory and register to either

| 0 | 0 | 1 | 1 | 0 | 0 | $d$ | $w$ | mod reg | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to register/memory

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | w | $\bmod$ | 1 | 1 | 0 | $\mathrm{r} / \mathrm{m}$ | data | data if $\mathrm{w}=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Immediate to accumulator

| 0 | 0 | 1 | 1 | 0 | 1 | 0 | $w$ | data | data if $w=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## String Manipulation

REP $=$ Repeat

| 1 | 1 | 1 | 1 | 0 | 0 | 1 | $z$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

MOVS = Move String

| 1 | 0 | 1 | 0 | 0 | 1 | 0 | w |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

CMPS = Compare String
$\begin{array}{llllllll}1 & 0 & 1 & 0 & 0 & 1 & 1 & w\end{array}$

SCAS = Scan String
$\begin{array}{llllllll}1 & 0 & 1 & 0 & 1 & 1 & 1 & w\end{array}$

LODS = Load String

| 1 | 0 | 1 | 0 | 1 | 1 | 0 | $w$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

STOS = Store String
$\begin{array}{llllllll}1 & 0 & 1 & 0 & 1 & 0 & 1 & \mathrm{w}\end{array}$

## Control Transier

| CALL = Call <br> Direct within segment |  |  |
| :---: | :---: | :---: |
| $\begin{array}{lllllllll}1 & 1 & 1 & 0 & 1 & 0 & 0 & 0\end{array}$ | disp-low | disp-high |
| Indirect within segment |  |  |
| $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 1 & 1 & 1\end{array}$ | $\bmod 010$ | m |
| Direct intersegment |  |  |
| 1 0 0 1 1 0 1 0 | offset-Iow | offset-high |
|  | seg-low | seg-high |

Indirect intersegment

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\bmod$ | 0 | 1 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JMP = Unconditional Jump
Direct within segment

| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | disp-low | disp-high |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Direct within segment-short

| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | disp |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Indirect within segment

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\bmod$ | 1 | 0 | 0 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Direct intersegment


Indirect intersegment

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\bmod$ | 1 | 0 | 1 | $\mathrm{r} / \mathrm{m}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

RET = Return from CALL
Within segment
$\begin{array}{llllllll}1 & 1 & 0 & 0 & 0 & 0 & 1 & 1\end{array}$

Within segment adding immediate to SP

| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | data-low | data-high |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Intersegment
$\begin{array}{llllllll}1 & 1 & 0 & 0 & 1 & 0 & 1 & 1\end{array}$

Intersegment, adding immediate to SP

| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | data-low | data-high |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JE/JZ = Jump on equal/zero

| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JL/JNGE = Jump on less/not greater or equal

| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |  | disp |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JLE/JNG = Jump on less or equal/not greater

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JB/JNAE = Jump on below/not above or equal

| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | disp |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JBE/JNA = Jump on below or equal/not above

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | disp |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JP/JPE = Jump on parity/parity even

| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

J0 = Jump on overflow

| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JS = Jump on sign

| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | $\operatorname{disp}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JNE/JNZ = Jump on not equal/not zero

| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JNL/JGE = Jump on not less/greater or equal

| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

B-12 8088 Instruction Reference

JNLE/JG = Jump on not less or equal/greater

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\operatorname{disp}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JNB/JAE = Jump on not below/above or equal

| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| disp |  |  |  |  |  |  |  |  |

JNBE/JA = Jump on not below or equal/above

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | disp |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JNP/JPD = Jump on not parity/parity odd

| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| disp |  |  |  |  |  |  |  |  |

JNO = Jump on not overflow

| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| disp |  |  |  |  |  |  |  |  |

JNS = Jump on not sign

| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| disp |  |  |  |  |  |  |  |  |

LOOP = Loop CX times

| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## LOOPZ/LOOPE = Loop while zero/equal

| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | $\operatorname{disp}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

> LOOPNZ/LOOPNE = Loop while not zero/not equal

| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | disp |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JCXZ $=$ Jump on CX zero

| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| disp |  |  |  |  |  |  |  |  |

8088 Conditional Transier Operations

| Instruction | Condition | Interpretation |
| :---: | :---: | :---: |
| JE or JZ | ZF = 1 | "equal" or "zero" |
| JL or JNGE | (SF xor OF) $=1$ | "less" or "not greater or equal" |
| JLE or JNG | $\begin{aligned} & \left(\left(\mathrm{SF} \times \mathrm{s}^{0} \mathrm{~F}\right)\right. \text { or } \\ & \mathrm{ZF})=1 \end{aligned}$ | "less or equal" or "not greater" |
| JB or JNAE or JC | $C F=1$ | "below" or "not above or equal" |
| JBE or JNA | (CF or ZF$)=1$ | "below or equal" or "not above" |
| JP or JPE | PF $=1$ | "parity" or "parity even" |
| J0 | OF $=1$ | "overflow" |
| JS | SF $=1$ | "sign" |
| JNE or JNZ | ZF $=0$ | "not equal" or "not zero" |
| JNL or JGE | (SF xor OF) $=0$ | "not less" or "greater or equal" |
| JNLE or JG | $\begin{aligned} & ((\mathrm{SF} \text { xor } 0 \mathrm{~F}) \text { or } \\ & \mathrm{ZF})=0 \end{aligned}$ | "not less or equal" or "greater" |
| JNB or JAE or JNC | $\mathrm{CF}=0$ | "not below" or "above or equal" |
| JNBE or JA | (CF or ZF) $=0$ | "not below or equal" or "above" |
| JNP or JPO | $\mathrm{PF}=0$ | "not parity" or "parity odd" |
| JNO | OF $=0$ | "not overflow" |
| JNS | SF $=0$ | "not sign" |

"Above" and "below" refer to the relation between two unsigned values, while "greater" and "less" refer to the relation between two signed values.

INT = Interrupt
Type specified

| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  | type |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Type 3
$\begin{array}{llllllll}1 & 1 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$

INTO = Interrupt on overfiow

| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

IRET = Interrupt return

| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Processor Control

| CLC = Clear carry | STC = Set carry |
| :---: | :---: |
| $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 0 & 0 & 0\end{array}$ | $\begin{array}{lllllllll}1 & 1 & 1 & 1 & 1 & 0 & 0 & 1\end{array}$ |
| CMC = Complement carry | NOP = No operation |
| 1 1 1 1 0 1 0 1 | 1 0 0 1 0 0 0 0 |
| CLD = Clear direction | STD = Set direction |
| 1 1 1 1 1 1 0 0 | 1 1 1 1 1 1 0 1 |


HLT $=$ Halt

| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

WAIT = Wait

| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LOCK $=$ Bus lock prefix

| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

ESC = Escape (to external device)

| 1 | 1 | 0 | 1 | 1 | $x$ | $x$ | $x$ | $\bmod$ | $x$ | $x$ | $x$ | $r / m$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Footnotes:

if $d=1$ then "to"; if $d=0$ then "from"
if $w=1$ then word instruction; if $w=0$ then byte instruction
if $s: w=01$ then 16 bits of immediate data from the operand
if $s: w=11$ then an immediate data byte is sign extended to form the 16-bit operand
if $v=0$ then "count" $=1$; if $v=1$ then "count" in (CL)
$x=$ don't care
$Z$ is used for some string primitives to compare with ZF FLAG
$A L=8$-bit accumulator
$A X=16$-bit accumulator
CX = Count register
DS = Data segment
DX = Variable port register
ES = Extra segment
Above/below refers to unsigned value
Greater = more positive;
Less = less positive (more negative) signed values

$b=$ byte operation
$d=$ direct
$f=$ from CPU reg
$\mathrm{i}=$ immediate
$i \mathrm{a}=\mathrm{immed}$. to accum.
id = indirect
is = immed. byte, sign ext.
$\mathrm{I}=$ long ie. intersegment
$\mathrm{m}=\mathrm{memory}$
$\mathrm{r} / \mathrm{m}=\mathrm{EA}$ is second byte
si = short intrasegment
$\mathrm{sr}=$ segment register
$t=$ to CPU reg
$v=$ variable
w = word operation
z $=$ zero

## 8088 Instruction Set Matrix


where:

| modar/m | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Immed | ADD | OR | ADC | SBB | AND | SUB | XOR | CMP |
| Shift | ROL | ROR | RCL | RCR | SHL/SAL | SHA | - | SAR |
| Grp 1 | TEST | - | NOT | NEG | MUL | IMUL | DIV | IDIV |
| Grp 2 | INC | DEC | CALL <br> id | CALL <br> I,id | JMP <br> id | JMP <br> l,id | PUSH | - |

## Instruction Set Index

| Mnemonic | Page | Mnamonic | Page | Mnemonic | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AAA | B-7 | $J G$ | B-13 | MOV | B-5 |
| AAD | B-9 | JGE | B-12 | MOVS | B-10 |
| AAM | B-8 | JL | B-12 | MUL | B-8 |
| AAS | B-8 | JLE | B-12 | NEG | B-8 |
| ADC | B-7 | JMP | B-11 | NOP | B-15 |
| ADD | B-7 | JNA | B-12 | NOT | B-9 |
| AND | B-9 | JNAE | B-12 | OR | B-10 |
| CALL | _B-11 | JNB | B-13 | OUT | B-6 |
| CBW | B-9 | JNBE | B-13 | POP | B-5 |
| CLC | B-15 | JNE | B-12 | POPF | B-6 |
| CLD | B-15 | JNG | B-12 | PUSH | B-5 |
| CLI | B-15 | JNGE | B-12 | PUSHF | B-6 |
| CMC | B-15 | JNL | B-12 | RCL | B-9 |
| CMP | B-8 | JNLE | B-13 | RCR | B-9 |
| CMPS | B-10 | JNO | B-13 | REP | B-10 |
| CWD | B-9 | JNP | B-13 | RET | B-12 |
| DAA | B-7 | JNS | B-13 | ROL | B-9 |
| DAS | _B-8 | JNZ | B-12 | ROR | B-9 |
| DEC | B-8 | J0 | B-12 | SAHF | B-6 |
| DIV | B-8 | JP | B-12 | SAL | B-9 |
| ESC | B-15 | JPE | B-12 | SAR | B-9 |
| HLT | B-15 | JP0 | B-13 | SBB | B-8 |
| IDIV | B-9 | JS | B-12 | SCAS | B-10 |
| IMUL | B-8 | JZ | B-12 | SHL | B-9 |
| IN | B-6 | LAHF | B-6 | SHR | B-9 |
| INC | B-7 | LDS | B-6 | STC | B-15 |
| INT | B-14 | LEA | B-6 | STD | B-15 |
| INTO | B-14 | LES | B-6 | STI | B-15 |
| IRET | B-14 | LOCK | B-15 | STOS | B-11 |
| JA | B-13 | LODS | B-11 | SUB | B-7 |
| JAE | B-13 | LOOP | B-13 | TEST | B-10 |
| JB | B-12 | LOOPE | B-13 | WAIT | B-15 |
| JBE | B-12 | LOOPNE | B-13 | XCHG | B-6 |
| JCXZ | B-13 | LOOPNZ | B-13 | XLAT | B-6 |
| JE | B-12 | L00PZ | -8-13 | XOR | B-10 |

## APPENDIX C: OF CHARACTERS, KEYSTROKES, AND COLOR

| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color/Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| 00 | 0 | Blank (Null) | Ctrl 2 |  | Black | Black | Non-Display |
| 01 | 1 | $(3)$ | Ctrl A |  | Black | Blue | Underline |
| 02 | 2 | $\cdots$ | Ctrl B |  | Black | Green | Normal |
| 03 | 3 | $\checkmark$ | Cirl C |  | Black | Cyan | Normal |
| 04 | 4 | - | Ctrl ${ }^{\text {D }}$ |  | Black | Red | Normal |
| 05 | 5 | 8 | Ctrl E |  | Black | Magenta | Normal |
| 06 | 6 | Q | Ctrl F |  | Black | Brown | Normal |
| 07 | 7 | - | Ctrl G |  | Black | Light Grey | Normal |
| 08 | 8 | - | Ctrl H, <br> Backspace, Shift Backspace |  | Black | Dark Grey | Non-Display |
| 09 | 9 | $0$ | Ctrl 1 |  | Black | Light Blue | High Intensity Underline |
| OA | 10 | $\bigcirc$ | Ctrl J, <br> Ctrled |  | Black | Light Green | High Intensity |
| OB | 11 | $\sigma^{7}$ | Ctrl K |  | Black | Light Green | High Intensity |
| OC | 12 | $\bigcirc$ | Ctrl L, |  | Black | Light Red | High Intensity |
| OD | 13 | $\bigcirc$ | Ctrl M, Shift4 |  | Black | Light Magenta | High Intensity |
| OE | 14 | $\delta$ | Ctrl N |  | Black | Yellow | High Intensity |
| OF | 15 | - | Ctrl O |  | Black | White | High Intensity |
| 10 | 16 | - | Ctrl P |  | Blue | Black | Normal |
| 11 | 17 | 4 | Ctrl Q |  | Blue | Blue | Underline |
| 12 | 18 | 1 | Ctri R |  | Blue | Green | Normal |
| 13 | 19 | !! | Ctrl S |  | Blue | Cyan | Normal |
| 14 | 20 | 97 | Ctrl T |  | Blue | Red | Normal |
| 15 | 21 | 9 | Ctrlu |  |  | Magenta | Normal |
| 16 | 22 | $\square$ | Ctri V |  | Blue | Brown | Normal |
| 17 | 23 | $\pm$ | Ctrl W |  | Blue | Light Grey | Normal |


| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color/Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| 18 | 24 | 1 | Cirl $X$ |  | Blue | Dark Grey | High Intensity |
| 19 | 25 | 1 | Ctrly |  | Blue | Light Blue | High Intensity Underline |
| 1A | 26 | $\rightarrow$ | Ctrl 2 |  | Blue | Light Green | High Intensity |
| 18 | 27 | $\leftarrow$ | Cirl [. <br> Esc, Shift <br> Esc, Ctrl Esc |  | Blue | Light Cyan | High Intensity |
| 1 C | 28 | $\underline{L}$ | Ctrl |  | Blue | Light Red | High Intensity |
| 1D | 29 | $\longleftrightarrow$ | Ctrl ] |  | Blue | Light Magenta | High Intensity |
| 1 E | 30 | A | Ctrl 6 |  | Blue | Yellow | High Intensity |
| 1 F | 31 | $\nabla$ | Ctrl - |  | Blue | White | High Intensity |
| 20 | 32 | Blank <br> Space | Space Bar, Shift, Space, Ctrl Space, Alt Space |  | Green | Black | Normal |
| 21 | 33 | 1 | $!$ | Shift | Green | Blue | Underline |
| 22 | 34 | " | - | Shift | Green | Green | Normal |
| 23 | 35 | \# | \# | Shift | Green | Cyan | Normal |
| 24 | 36 | \$ | \$ | Shift | Green | Red | Normal |
| 25 | 37 | \% | \% | Shift | Green | Magenta | Normal |
| 26 | 38 | \& | 8 | Shift | Green | Brown | Normal |
| 27 | 39 | , | , |  | Green | Light Grey | Normal |
| 28 | 40 | 1 | 1 | Shift | Green | Dark Grey | High Intensity |
| 29 | 41 | ) | ) | Shift | Green | Light Blue | High Intensity Underline |
| 2A | 42 | * | * | Note 1 | Green | Light Green | High Intensity |
| 28 | 43 | + | + | Shift | Green | Light Cyan | High Intensity |
| 2C | 44 | - | - |  | Green | Light Red | High Intensity |
| 2D | 45 | - | - |  | Green | Light Magenta | High Intensity |
| 2 E | 46 | . | . | Note 2 | Green | Yellow | High Intensity |


| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color/Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| 2F | 47 | 1 | 1 |  | Green | White | High Intensity |
| 30 | 48 | 0 | 0 | Note 3 | Cyan | Black | Normal |
| 31 | 49 | 1 | 1 | Note 3 | Cyan | Blue | Underline |
| 32 | 50 | 2 | 2 | Note 3 | Cyan | Green | Normal |
| 33 | 51 | 3 | 3 | Note 3 | Cyan | Cyan | Normal |
| 34 | 52 | 4 | 4 | Note 3 | Cyan | Red | Normal |
| 35 | 53 | 5 | 5 | Note 3 | Cyan | Magenta | Normal |
| 36 | 54 | 6 | 6 | Note 3 | Cyan | Brown | Normal |
| 37 | 55 | 7 | 7 | Note 3 | Cyan | Light Grey | Normal |
| 38 | 56 | 8 | 8 | Note 3 | Cyan | Dark Grey | High Intensity |
| 39 | 57 | 9 | 9 | Note 3 | Cyan | Light Blue | High Intensity Underline |
| 3A | 58 | : | : | Shift | Cyan | Light Green | High Intensity |
| 3B | 59 | ; | ; |  | Cyan | Light Cyan | High Intensity |
| 3C | 60 | $<$ | $<$ | Shift | Cyan | Light Red | High Intensity |
| 3D | 61 | = | = |  | Cyan | Light Magenta | High Intensity |
| 3E | 62 | $>$ | $>$ | Shift | Cyan | Yellow | High Intensity |
| 3F | 63 | ? | ? | Shift | Cyan | White | High Intensity |
| 40 | 64 | @ | @ | Shift | Red | Black | Normal |
| 41 | 65 | A | A | Note 4 | Red | Blue | Underline |
| 42 | 66 | B | B | Note 4 | Red | Green | Normal |
| 43 | 67 | C | C | Note 4 | Red | Cyan | Normal |
| 44 | 68 | D | D | Note 4 | Red | Red | Normal |
| 45 | 69 | E | E | Note 4 | Red | Magenta | Normal |
| 46 | 70 | F | F | Note 4 | Red | Brown | Normal |
| 47 | 71 | G | G | Note 4 | Red | Light Grey | Normal |
| 48 | 72 | H | H | Note 4 | Red | Dark Grey | High Intensity |
| 49 | 73 | I | I | Note 4 | Red | Light Blue | High Intensity Underline |
| 4A | 74 | J | J | Note 4 | Red | Light Green | High Intensity |


| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color/Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| 4B | 75 | K | K | Note 4 | Red | Light Cyan | High Intensity |
| 4 C | 76 | L | L | Note 4 | Red | Light Red | High Intensity |
| 4D | 77 | M | M | Note 4 | Red | Light Magenta | High Intensity |
| 4E | 78 | N | N | Note 4 | Red | Yellow | High Intensity |
| 4F | 79 | 0 | $\bigcirc$ | Note 4 | Red | White | High Intensity |
| 50 | 80 | P | P | Note 4 | Magenta | Black | Normal |
| 51 | 81 | 0 | 0 | Note 4 | Magenta | Blue | Underline |
| 52 | 82 | R | R | Note 4 | Magenta | Green | Normal |
| 53 | 83 | S | S | Note 4 | Magenta | Cyan | Normal |
| 54 | 84 | T | T | Note 4 | Magenta | Red | Normal |
| 55 | 85 | U | U | Note 4 | Magenta | Magenta | Normal |
| 56 | 86 | V | V | Note 4 | Magenta | Brown | Normal |
| 57 | 87 | W | W | Note 4 | Magenta | Light Grey | Normal |
| 58 | 88 | X | X | Note 4 | Magenta | Dark Grey | High Intensity |
| 59 | 89 | Y | Y | Note 4 | Magenta | Light Blue | High Intensity Underline |
| 5A | 90 | 2 | z | Note 4 | Magenta | Light Green | High Intensity |
| 5B | 91 | [ | [ |  | Magenta | Light Cyan | High Intensity |
| 5C | 92 | 1 | 1 |  | Magenta | Light Red | High Intensity |
| 50 | 93 | ] | ] |  | Magenta | Light Magenta | High Intensity |
| 5 E | 94 | $\wedge$ | $\wedge$ | Shift | Magenta | Yellow | High Intensity |
| 5 F | 95 | - | - | Shift | Magenta | White | High Intensity |
| 60 | 96 | , | - |  | Yellow | Black | Normal |
| 61 | 97 | a | a | Note 5 | Yellow | Blue | Underline |
| 62 | 98 | b | $b$ | Note 5 | Yellow | Green | Normal |
| 63 | 99 | c | c | Note 5 | Yellow | Cyan | Normal |
| 64 | 100 | $d$ | d | Note 5 | Yellow | Red | Normal |
| 65 | 101 | e | e | Note 5 | Yellow | Magenta | Normal |
| 66 | 102 | $\dagger$ | f | Note 5 | Yellow | Brown | Normal |


| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color/Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| 67 | 103 | 9 | $g$ | Note 5 | Yellow | Light Grey | Normal |
| 68 | 104 | h | h | Note 5 | Yellow | Dark Grey | High Intensity |
| 69 | 105 | i | i | Note 5 | Yellow | Light Blue | High Intensity Underline |
| 6A | 106 | j | j | Note 5 | Yellow | Light Green | High Intensity |
| 6B | 107 | k | k | Note 5 | Yellow | Light Cyan | High Intensity |
| 6C | 108 | 1 | 1 | Note 5 | Yellow | Light Red | High Intensity |
| 6D | 109 | m | m | Note 5 | Yellow | Light Magenta | High Intensity |
| 6E | 110 | n | $n$ | Note 5 | Yellow | Yellow | High Intensity |
| 6 F | 111 | $\bigcirc$ | o | Note 5 | Yellow | White | High Intensity |
| 70 | 112 | p | p | Note 5 | White | Black | Reverse Video |
| 71 | 113 | $q$ | q | Note 5 | White | Blue | Underline |
| 72 | 114 | r | $r$ | Note 5 | White | Green | Normal |
| 73 | 115 | $s$ | $s$ | Note 5 | White | Cyan | Normal |
| 74 | 116 | f | f | Note 5 | White | Red | Normal |
| 75 | 117 | u | $u$ | Note 5 | White | Magenta | Normal |
| 76 | 118 | $v$ | $v$ | Note 5 | White | Brown | Normal |
| 77 | 119 | w | w | Note 5 | White | Light Grey | Normal |
| 78 | 120 | x | $x$ | Note 5 | White | Dark Grey | Reverse Video |
| 79 | 121 | $v$ | V | Note 5 | White | Light Blue | High Intensity Underline |
| 7A | 122 | $z$ | z | Note 5 | White | Light Green | High Intensity |
| 78 | 123 | \} | 1 | Shift | White | Light Cyan | High Intensity |
| 7C | 124 | 1 | 1 | Shift | White | Light Red | High Intensity |
| 7 D | 125 | ) | \} | Shift | White | Light Magenta | High Intensity |
| 7 E | 126 | $\sim$ | $\sim$ | Shift | White | Yellow | High Intensity |
| 7 F | 127 | $\Delta$ | Ctri - |  | White | White | High Intensity |


| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color/Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| ** | - | 80 to FF Hex are Fiashing in both Color \& IBM Monochrome * * ** |  |  |  |  |  |
| 80 | 128 | C | Alt 128 | Note 6 | Black | Black | Non-Display |
| 81 | 129 | Ü | Alt 129 | Note 6 | Black | Blue | Underline |
| 82 | 130 | é | Alt 130 | Note 6 | Black | Green | Normal |
| 83 | 131 | a | Alt 131 | Note 6 | Black | Cyan | Normal |
| 84 | 132 | ä | Alt 132 | Note 6 | Black | Red | Normal |
| 85 | 133 | à | Alt 133 | Note 6 | Black | Magenta | Normal |
| 86 | 134 | a | Alt 134 | Note 6 | Black | Brown | Normal |
| 87 | 135 | $c$ | Alt 135 | Note 6 | Black | Light Grey | Normal |
| 88 | 136 | è | Alt 136 | Note 6 | Black | Dark Grey | Non-Display |
| 89 | 137 | ë | Alt 137 | Note 6 | Black | Light Blue | High Intensity Underline |
| 8A | 138 | è | Alt 138 | Note 6 | Black | Light Green | High Intensity |
| 8B | 139 | i | Alt 139 | Note 6 | Black | Light Cyan | High Intensity |
| 8C | 140 | i | Alt 140 | Note 6 | Black | Light Red | High Intensity |
| 8D | 141 | i | Alt 141 | Note 6 | Black | Light Magenta | High Intensity |
| 8E | 142 | A | Alt 142 | Note 6 | Black | Yellow | High Intensity |
| 8F | 143 | A | Alt 143 | Note 6 | Black | White | High Intensity |
| 90 | 144 | $E$ | Alt 144 | Note 6 | Blue | Black | Normal |
| 91 | 145 | ae | Alt 145 | Note 6 | Blue | Blue | Underline |
| 92 | 146 | AE | Alt 146 | Note 6 | Blue | Green | Normal |
| 93 | 147 | ô | Alt 147 | Note 6 | Blue | Cyan | Normal |
| 94 | 148 | 0 | Alt 148 | Note 6 | Blue | Red | Normal |
| 95 | 149 | o | Alt 149 | Note 6 | Blue | Magenta | Normal |
| 96 | 150 | ט | Alt 150 | Note 6 | Blue | Brown | Normal |
| 97 | 151 | ù | Alt 151 | Note 6 | Blue | Light Grey | Normal |
| 98 | 152 | $\ddot{V}$ | Alt 152 | Note 6 | Blue | Dark Grey | High Intensity |
| 99 | 153 | Ó | Alt 153 | Note 6 | Blue | Light Blue | High Intensity Underline |
| 9A | 154 | U | Alt 154 | Note 6 | Blue | Light Green | High Intensity |


| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color／Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| 9B | 155 | ¢ | Alt 155 | Note 6 | Blue | Light Cyan | High Intensity |
| 9C | 156 | £ | Alt 156 | Note 6 | Blue | Light Red | High Intensity |
| 90 | 157 | 7 | Alt 157 | Note 6 | Blue | Light <br> Magenta | High Intensity |
| 9 E | 158 | Pt | Alt 158 | Note 6 | Blue | Yellow | High Intensity |
| 9 F | 159 | $\int$ | Alt 159 | Note 6 | Blue | White | High Intensity |
| AO | 160 | á | Alt 160 | Note 6 | Green | Black | Normal |
| A1 | 161 | i | Alt 161 | Note 6 | Green | Blue | Underline |
| A2 | 162 | ó | Alt 162 | Note 6 | Green | Green | Normal |
| A3 | 163 | ú | Alt 163 | Note 6 | Green | Cyan | Normal |
| A4 | 164 | กิ | Alt 164 | Note 6 | Green | Red | Normal |
| A5 | 165 | $\tilde{N}$ | Alt 165 | Note 6 | Green | Magenta | Normal |
| A6 | 166 | a | Alt 166 | Note 6 | Green | Brown | Normal |
| A7 | 167 | 응 | Alt 167 | Note 6 | Green | Light Grey | Normal |
| A8 | 168 | ＜ | Alt 168 | Note 6 | Green | Dark Grey | High Intensity |
| A9 | 169 | $\Gamma$ | Alt 169 | Note 6 | Green | Light Blue | High Intensity Underline |
| AA | 170 | $\checkmark$ | Alt 170 | Note 6 | Green | Light Green | High Intensity |
| $A B$ | 171 | 1／2 | Alt 171 | Note 6 | Green | Light Cyan | High Intensity |
| AC | 172 | 1／4 | Alt 172 | Note 6 | Green | Light Red | High Intensity |
| AD | 173 | 1 | Alt 173 | Note 6 | Green | Light <br> Magenta | High Intensity |
| AE | 174 | ＜＜ | Alt 174 | Note 6 | Green | Yellow | High Intensity |
| AF | 175 | ＞＞ | Alt 175 | Note 6 | Green | White | High Intensity |
| BO | 176 | 戠 | Alt 176 | Note 6 | Cyan | Black | Normal |
| B1 | 177 | 䉓 | Alt 177 | Note 6 | Cyan | Blue | Underline |
| B2 | 178 | 嚅 | Alt 178 | Note 6 | Cyan | Green | Normal |
| B3 | 179 |  | Alt 179 | Note 6 | Cyan | Cyan | Normal |
| B4 | 180 |  | Alt 180 | Note 6 | Cyan | Red | Normal |
| B5 | 181 |  | Alt 181 | Note 6 | Cyan | Magenta | Normal |
| B6 | 182 | $\square$ | Alt 182 | Note 6 | Cyan | Brown | Normal |


| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color/Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| B7 | 183 |  | Alt 183 | Note 6 | Cyan | Light Grey | Normal |
| B8 | 184 |  | Alt 184 | Note 6 | Cyan | Dark Grey | High Intensity |
| B9 | 185 |  | Alt 185 | Note 6 | Cyan | Light Blue | High Intensity Underline |
| BA | 186 |  | Alt 186 | Note 6 | Cyan | Light Green | High Intensity |
| BB | 187 |  | Alt 187 | Note 6 | Cyan | Light Cyan | High Intensity |
| BC | 188 | , | Alt 188 | Note 6 | Cyan | Light Red | High Intensity |
| BD | 189 | $\pm$ | Alt 189 | Note 6 | Cyan | Light Magenta | High Intensity |
| BE | 190 |  | Alt 190 | Note 6 | Cyan | Yellow | High Intensity |
| BF | 191 |  | Alt 191 | Note 6 | Cyan | White | High Intensity |
| CO | 192 |  | Alt 192 | Note 6 | Red | Black | Normal |
| C1 | 193 |  | Alt 193 | Note 6 | Red | Blue | Underline |
| C2 | 194 |  | Alt 194 | Note 6 | Red | Green | Normal |
| C3 | 195 |  | Alt 195 | Note 6 | Red | Cyan | Normal |
| C4 | 196 |  | Alt 196 | Note 6 | Red | Red | Normal |
| C5 | 197 |  | Alt 197 | Note 6 | Red | Magenta | Normal |
| C6 | 198 |  | Alt 198 | Note 6 | Red | Brown | Normal |
| C7 | 199 |  | Alt 199 | Note 6 | Red | Light Grey | Normal |
| C8 | 200 |  | Alt 200 | Note 6 | Red | Dark Grey | High Intensity |
| C9 | 201 |  | Alt 201 | Note 6 | Red | Light Blue | High Intensity Underline |
| CA | 202 |  | Alt 202 | Note 6 | Red | Light Green | High Intensity |
| CB | 203 |  | Alt 203 | Note 6 | Red | Light Cyan | High Intensity |
| CC | 204 |  | Alt 204 | Note 6 | Red | Light Red | High Intensity |
| CD | 205 |  | Alt 205 | Note 6 | Red | Light Magenta | High Intensity |
| CE | 206 |  | Alt 206 | Note 6 | Red | Yellow | High Intensity |
| CF | 207 |  | Alt 207 | Note 6 | Red | White | High Intensity |
| DO | 208 |  | Alt 208 | Note 6 | Magenta | Black | Normal |


| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color/Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| D1 | 209 |  | Alt 209 | Note 6 | Magenta | Blue | Underline |
| D2 | 210 | 1 | Alt 210 | Note 6 | Magenta | Green | Normal |
| D3 | 211 | 1 | Alt 211 | Note 6 | Magenta | Cyan | Normal |
| D4 | 212 |  | Alt 212 | Note 6 | Magenta | Red | Normal |
| D5 | 213 |  | Alt 213 | Note 6 | Magenta | Magenta | Normal |
| D6 | 214 |  | Alt 214 | Note 6 | Magenta | Brown | Normal |
| D7 | 215 |  | Alt 215 | Note 6 | Magenta | Light Grey | Normal |
| D8 | 216 |  | Alt 216 | Note 6 | Magenta | Dark Grey | High Intensity |
| D9 | 217 | - | Alt 217 | Note 6 | Magenta | Light Blue | High Intensity Underline |
| DA | 218 |  | Alt 218 | Note 6 | Magenta | Light Green | High Intensity |
| DB | 219 |  | Alt 219 | Note 6 | Magenta | Light Cyan | High Intensity |
| DC | 220 |  | Alt 220 | Note 6 | Magenta | Light Red | High Intensity |
| DD | 221 |  | Alt 221 | Note 6 | Magenta | Light Magenta | High Intensity |
| DE | 222 |  | Alt 222 | Note 6 | Magenta | Yellow | High Intensity |
| DF | 223 |  | Alt 223 | Note 6 | Magenta | White | High Intensity |
| EO | 224 | $\alpha$ | Alt 224 | Note 6 | Yellow | Black | Normal |
| E1 | 225 | $\beta$ | Alt 225 | Note 6 | Yellow | Blue | Underline |
| E2 | 226 | I | Alt 226 | Note 6 | Yellow | Green | Normal |
| E3 | 227 | $\pi$ | Alt 227 | Note 6 | Yellow | Cyan | Normal |
| E4 | 228 | $\Sigma$ | Alt 228 | Note 6 | Yellow | Red | Normal |
| E5 | 229 | $\sigma$ | Alt 229 | Note 6 | Yellow | Magenta | Normal |
| E6 | 230 | $\mu$ | Alt 230 | Note 6 | Yellow | Brown | Normal |
| E7 | 231 | $\tau$ | Alt 231 | Note 6 | Yellow | Light Grey | Normal |
| E8 | 232 | $\Phi$ | Alt 232 | Note 6 | Yellow | Dark Grey | High Intensity |
| E9 | 233 | $\theta$ | Alt 233 | Note 6 | Yellow | Light Blue | High Intensity Underline |
| EA | 234 | $\Omega$ | Alt 234 | Note 6 | Yellow | Light Green | High Intensity |
| EB | 235 | $\delta$ | Alt 235 | Note 6 | Yellow | Light Cyan | High Intensity |


| Value |  | As Characters |  |  | As Text Attributes |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color/Graphics Monitor Adapter | IBM <br> Monochrome Display Adapter |
| Hex | Dec |  |  |  |  | Symbol | Keystrokes | Modes | Background | Foreground |
| EC | 236 | $\infty$ | Alt 236 | Note 6 | Yellow | Light Red | High Intensity |
| ED | 237 | $\phi$ | Alt 237 | Note 6 | Yellow | Light Magenta | High Intensity |
| EE | 238 | $\epsilon$ | Alt 238 | Note 6 | Yellow | Yellow | High Intensity |
| EF | 239 | $\cap$ | Alt 239 | Note 6 | Yellow | White | High Intensity |
| FO | 240 | $\equiv$ | Alt 240 | Note 6 | White | Black | Reverse Video |
| F1 | 241 | $\pm$ | Alt 241 | Note 6 | White | Blue | Underline |
| F2 | 242 | $\geq$ | Alt 242 | Note 6 | White | Green | Normal |
| F3 | 243 | $\leq$ | Alt 243 | Note 6 | White | Cyan | Normal |
| F4 | 244 | $\Gamma$ | Alt 244 | Note 6 | White | Red | Normal |
| F5 | 245 | $J$ | Alt 245 | Note 6 | White | Magenta | Normal |
| F6 | 246 | $\div$ | Alt 246 | Note 6 | White | Brown | Normal |
| F7 | 247 | $\approx$ | Alt 247 | Note 6 | White | Light Grey | Normal |
| F8 | 248 | $\bigcirc$ | Alt 248 | Note 6 | White | Dark Grey | Reverse Video |
| F9 | 249 | - | Alt 249 | Note 6 | White | Light Blue | High Intensity Underline |
| FA | 250 | $\bullet$ | Alt 250 | Note 6 | White | Light Green | High Intensity |
| FB | 251 | $\sqrt{ }$ | Alt 251 | Note 6 | White | Light Cyan | High Intensity |
| FC | 252 | $\eta$ | Alt 252 | Note 6 | White | Light Red | High Intensity |
| FD | 253 | 2 | Alt 253 | Note 6 | White | Light Magenta | High Intensity |
| FE | 254 | E | Alt 254 | Note 6 | White | Yellow | High Intensity |
| FF | 255 | BLANK | Alt 255 | Note 6 | White | White | High Intensity |

NOTE 1 Asterisk (") can easily be keyed using two methods:

1) hit the ${ }^{\mathrm{PrtSc}}$ *ey or 2 ) in shift mode hit the部key.

NOTE 2 Period (.) can easily be keyed using two methods:

1) hit the $>$ key or 2 ) in shift or Num Lock mode hit the Dè key.

NOTE 3 Numeric characters ( $0-9$ ) can easily be keyed using two methods: 1) hit the numeric keys on the top row of the typewriter portion of the keyboard or 2) in shift or Num Lock mode hit the numeric keys in the 10-key pad portion of the keyboard.

NOTE 4 Upper case alphabetic characters (A-Z) can easily be keyed in two modes: 1) in shift mode the appropriate alphabetic key or 2) in Caps Lock mode hit the appropriate alphabetic key.

NOTE 5 Lower case alphabetic characters ( $a-z$ ) can easily be keyed in two modes: 1) in "normal" mode hit the appropriate key or 2) in Caps Lock combined with shift mode hit the appropriate alphabetic key.

NOTE 6 The 3 digits after the Alt key must be typed from the numeric key pad (keys 71-73, 75-77, 79-82). Character codes 000 through 255 can be entered in this fashion. (With Caps Lock activated, character codes 97 through 122 will display upper case rather than lower case alphabetic characters.)

|  | - | 0 | 16 | 32 | 48 | 64 | 80 | 96 | 112 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 0 | 0 |  | - | ${ }^{\text {atamete }}$ | 0 | @ | P |  | p |
| 1 | 1 | () | 4 | ! | 1 | A | Q | a | q |
| 2 | 2 | (1) | $\uparrow$ |  | 2 | B | R | b | $r$ |
| 3 | 3 | $\bullet$ | !! | \# | 3 | C | S | c | S |
| 4 | 4 | - | TT | \$ | 4 | D | T | d | t |
| 5 | 5 | \% | § | \% | 5 | E | U | e | u |
| 6 | 6 | 4 | - | \& | 6 | F | V | f | v |
| 7 | 7 | - | 1 |  | 7 | G | W | g | W |
| 8 | 8 | - | $\uparrow$ | ( | 8 | H | X | h | x |
| 9 | 9 | $\bigcirc$ | $\downarrow$ | ) | 9 | I | Y | i | y |
| 10 | A | $\bigcirc$ | $\rightarrow$ | * |  | J | Z | j | z |
| 11 | B | $0^{*}$ | $\leftarrow$ | + | ; | K | [ | k |  |
| 12 | C | ¢ | L | , | < | L | $\backslash$ | 1 |  |
| 13 | D | J | $\leftrightarrow$ | - | $=$ | M | ] | m | \} |
| 14 | E | d | $\wedge$ | - | $>$ | N | $\wedge$ | n | $\sim$ |
| 15 | F | \$ |  | / | ? | O | - | 0 | $\triangle$ |

C-12 Of Characters, Keystrokes, and Colors

| bectuat | - | 128 | 144 | 160 | 176 | 1922 | 208 | 224 | 240 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - |  | 8 | 9 | A | B | C | D | E | F |
| 0 | 0 | Ç | É | á | \% |  |  | $\propto$ | 三 |
| 1 | 1 | ü | $\boldsymbol{x}$ | í |  |  |  | $\beta$ | $\pm$ |
| 2 | 2 | é | F | ó |  |  |  | $\Gamma$ |  |
| 3 | 3 | â | $\hat{0}$ | ú |  |  |  | $\pi$ | $\leq$ |
| 4 | 4 | ä | Ö | $\widetilde{n}$ |  |  |  | $\Sigma$ |  |
| 5 | 5 | à | ò | $\widetilde{N}$ |  |  |  | $\sigma$ | J |
| 6 | 6 | å | û | $\underline{\mathrm{a}}$ |  |  |  | $\mu$ | $\div$ |
| 7 | 7 | ç | ù | $\underline{0}$ | 7 |  |  | $\tau$ | $\approx$ |
| 8 | 8 | ê | $\ddot{\mathrm{y}}$ | i |  |  |  | ¢ |  |
| 9 | 9 | ë | Ö | $\Gamma$ |  |  |  | $\theta$ | - |
| 10 | A | è | $\ddot{U}$ | $\neg$ |  |  |  | $\Omega$ | - |
| $11$ | B | $\ddot{1}$ | ¢ |  |  |  |  | $\delta$ | $\checkmark$ |
| 12 | C | $\hat{1}$ | $\mathcal{L}$ | 1/4 |  |  |  | $\infty$ | n |
| 13 | D | ì | \# | i |  |  |  | $\phi$ | ${ }^{2}$ |
| 14 | E | $\ddot{\text { A }}$ | $\mathrm{P}_{\mathrm{t}}$ |  |  |  |  | $\in$ | I |
| 15 | F | A | $f$ |  |  |  |  | $\cap$ | same |

Notes:

C-14 Of Characters, Keystrokes, and Colors

## APPENDIX D: LOGIC DIAGRAMS

System Board ..... D-2
Keyboard - Type 1 ..... D-12
Keyboard - Type 2 ..... D-14
Expansion Board ..... D-15
Extender Card ..... D-16
Receiver Card ..... D-19
Printer ..... D-22
Printer Adapter ..... D-25
Monochrome Display Adapter ..... D-26
Color/Graphics Monitor Adapter ..... D-36
Color Display ..... D-42
Monochrome Display ..... D-44
5-1/4 Inch Diskette Drive Adapter ..... D-45
5-1/4 Inch Diskette Drive - Type 1 ..... D-49
5-1/4 Inch Diskette Drive - Type 2 ..... D-52
Fixed Disk Drive Adapter ..... D-54
Fixed Disk Drive - Type 1 ..... D-60
Fixed Disk Drive - Type 2 ..... D-63
32K Memory Expansion Option ..... D-66
64K Memory Expansion Option ..... D-69
64/256K Memory Expansion Option ..... D-72
Game Control Adapter ..... D-76
Prototype Card ..... D-77
Asynchronous Communications Adapter ..... D-78
Binary Synchronous Communications Adapter ..... D-79
SDLC Communications Adapter ..... D-81

System Board (Sheet 1 of 10)

## D-2 Logic Diagrams



System Board (Sheet 3 of 10)


||11||1|11|1||1||1|1
System Board (Sheet 5 of 10)


System Board (Sheet 7 of 10)

System Board (Sheet 8 of 10)
(I x!pu.ddy


## D-10 Logic Diagrams



System Board (Sheet 10 of 10)


D-12 Logic Diagrams


Expansion Board (Sheet 1 of 1)

Extender Card (Sheet 1 of 3)


## D-18 Logic Diagrams






Printer Adapter (Sheet 1 of $\mathbf{1}$ )



T I 1
Monochrome Display Adapter (Sheet 1 of 10)
ISNT B|



Monochrome Display Adapter (Sheet 3 of 10)


Monochrome Display Adapter (Sheet 5 of 10)


害






- munter



$\int$





Monochrome Display Adapter (Sheet 10 of 10)

Color/Graphics Monitor Adapter (Sheet 1 of 6)





D-40 Logic Diagrams
IWTenface pabe

Color/Graphics Monitor Adapter (Sheet 6 of 6)


Color Display (Sheet 1 of 1)

| DANGER |
| :--- |
| HAZARDOUS VOLTAGES |
| UP TO 45O VOLTS EXIST |
| ON THE PRINTED |
| CIRCUIT BOARDS |



| DANGER |
| :--- |
| HAZARDOUS VOLTAGES |
| UP TO 450 VOLTS EXIST |
| ON THE PRINTED |
| CIRCUIT BOARDS |

[^13]
Monochrome Display (Sheet 1 of 1)


5-1/4 Inch Diskette Drive Adapter (Sheet 2 of 4)




5-1/4 Inch Diskette Drive - Type 1 (Sheet 1 of 3)

5-1/4 Inch Diskette Drive - Type 1 (Sheet 2 of 3)



5-1/4 Inch Diskette Drive - Type 2 (Sheet 2 of 2)

Fixed Disk Drive Adapter (Sheet 1 of 6)

Fixed Disk Drive Adapter (Sheet 2 of 6)

Fixed Disk Drive Adapter (Sheet 3 of 6)



Fixed Disk Drive Adapter (Sheet $\mathbf{6}$ of $\mathbf{6}$ )





Fixed Disk Drive - Type 2 (Sheet 1 of 3)

Fixed Disk Drive - Type 2 (Sheet 2 of 3)


32K Memory Expansion Option (Sheet 1 of 3)


32K Memory Expansion Option (Sheet 2 of 3)

32K Memory Expansion Option (Sheet 3 of 3)

琵
IT

64K Memory Expansion Option (Sheet 2 of 3)

64K Memory Expansion Option (Sheet 3 of 3)



64/256K Memory Expansion Option (Sheet 2 of 4)
64/256K Memory Expansion Option (Sheet 3 of 4)

[3HT थ1/10 CHCK
64/256K Memory Expansion Option (Sheet 4 of 4)

Game Control Adapter (Sheet 1 of 1)


Asynchronous Communications Adapter (Sheet 1 of 1)






SDLC Communications Adapter (Sheet 2 of 2)


Notes:

D-84 Logic Diagrams

## APPENDIX E: SPECIFICATIONS

## System Unit

Size:
Length-19.6 in ( 500 mm )
Depth-16.1 in ( 410 mm )
Height--5.5 in ( 142 mm )
Weight:
32 lb ( 14.5 kb )
Power Cables:
Length-6 ft ( 1.83 m )
Size-18 AWG
Environment:
Air Temperature
System ON, $60^{\circ}$ to $90^{\circ} \mathrm{F}$ ( $15.6^{\circ}$ to $32.2^{\circ} \mathrm{C}$ )
System OFF, $50^{\circ}$ to $110^{\circ} \mathrm{F}$ ( $10^{\circ}$ to $43^{\circ} \mathrm{C}$ )
Humidity
System ON, $8 \%$ to $80 \%$
System OFF, 20\% to 80\%
Heat Output:
717 BTU/hr
Noise Level:
49.5 dB (a) (System unit with monochrome display and expansion unit attached.)
Electrical:
Nominal--120 Vac
Minimum-104 Vac
Maximum-127 Vac
Keyboard
Size:
Length-19.6 in ( 500 mm )
Depth--7.87 in ( 200 mm )
Height--2.2 in ( 57 mm )
Weight:
$6.5 \mathrm{lb}(2.9 \mathrm{~kg})$

## Color Display

Size:
Length--15.4 in ( 392 mm )
Depth-15.6 in ( 407 mm )
Height-11.7 in ( 297 mm )
Weight:
$26 \mathrm{lb}(11.8 \mathrm{~kg})$
Heat Output:
$240 \mathrm{BTU} / \mathrm{hr}$
Power Cables:
Length-6 ft ( 1.83 m )
Size--18 AWG
Signal Cable:
Length- $5 \mathrm{ft}(1.5 \mathrm{~m})$
Size-22 AWG

## Expansion Unit

Size:
Length--19.6 in ( 500 mm )
Depth-16.1 in ( 410 mm )
Height--5.5 in ( 142 mm )
Weight:
$33 \mathrm{lb}(14.9 \mathrm{~kg})$
Power Cables:
Length--6 ft ( 1.83 m )
Size-18 AWG
Signal Cable:
Length- $3.28 \mathrm{ft}(1 \mathrm{~m})$
Size-22 AWG
Environment:
Air Temperature
System ON, $60^{\circ}$ to $90^{\circ} \mathrm{F}\left(15.6^{\circ}\right.$ to $\left.32.2^{\circ} \mathrm{C}\right)$
System OFF, $50^{\circ}$ to $110^{\circ} \mathrm{F}\left(10^{\circ}\right.$ to $43^{\circ} \mathrm{C}$ )
Humidity
System ON, 8\% to 80\%
System OFF, 20\% to 80\%
Heat Output:
717 BTU/hr
Electrical:
Nominal--120 Vac
Minimum--104 Vac
Maximum-127 Vac

## Monochrome Display

Size:
Length--14.9 in ( 380 mm )
Depth-13.7 in ( 350 mm )
Height--11 in ( 280 mm )
Weight:
$17.3 \mathrm{lb}(7.9 \mathrm{~kg})$
Heat Output:
325 BTU/hr
Power Cable:
Length- $3 \mathrm{ft}(.914 \mathrm{~m}$ )
Size-18 AWG
Signal Cable:
Length--4 ft (1.22 m)
Size--22 AWG

## 80 CPS Printers

Size:
Length--15.7 in ( 400 mm )
Depth--14.5 in ( 370 mm )
Height-4.3 in ( 110 mm )
Weight:
$12.9 \mathrm{lb}(5.9 \mathrm{~kg})$
Power Cable:
Length-6 ft ( 1.83 mm )
Size-18 AWG
Signal Cable:
Length--6 ft ( 1.83 m )
Size-22 AWG
Heat Output:
$341 \mathrm{BTU} / \mathrm{hr}$ (maximum)
Electrical:
Nominal--120 Vac
Minimum-104 Vac
Maximum--127 Vac

## Card Specifications



[^14]otes:
All
are $\pm$
(With
on D
All Card Dimensions
are $\pm .010(.254)$ Tolerance (With Exceptions Indicated n Drawing or in Notes).

## APPENDIX F: COMMUNICATIONS

Information processing equipment used for communications is called data terminal equipment (DTE). Equipment used to connect the DTE to the communications line is called data communications equipment (DCE).
An adapter is used to connect the data terminal equipment to the data communications line as shown in the following illustration:


The EIA/CCITT adapter allows data terminal equipment to be connected to data communications equipment using EIA or CCITT standardized connections. An external modem is shown in this example; however, other types of data communications equipment can also be connected to data terminal equipment using EIA or CCITT standardized connections.
EIA standards are labeled RS-x (Recommended Standards-x) and CCITT standards are labeled V.x or X.x, where x is the number of the standard.
The EIA RS-232 interface standard defines the connector type, pin numbers, line names, and signal levels used to connect data terminal equipment to data communications equipment for the purpose of transmitting and receiving data. Since the RS-232 standard was developed, it has been revised three times. The three revised standards are the RS-232A, the RS-232B, and the presently used RS-232C.

The CCITT V. 24 interface standard is equivalent to the RS-232C standard; therefore, the descriptions of the EIA standards also apply to the CCITT standards.

The following is an illustration of data terminal equipment connected to an external modem using connections defined by the RS-232C interface standard:


[^15]
## Establishing a Communications Link

The following bar graphs represent normal timing sequences of operation during the establishment of communications for both switched (dial-up) and nonswitched (direct line) networks.


The following examples show how a link is established on a nonswitched point-to-point line, a nonswitched multipoint line, and a switched point-to-point line.

## Establishing a Link on a Nonswitched Point-to-Point Line

11. Terminal $A$ and modem $A$ now become receivers and wait for a
response from terminal $B$, indicating that all data has reached terminal B. Modem A begins an echo delay ( 50 to 150 milliseconds) to ensure that all echoes on the line have diminished before it begins receiving. An echo is a reflection of the
transmitted signal. If the transmitting modem changed to receive
too soon, it could receive a reflection (echo) of the signal it just transmitted.
Modem B deactivates the 'received line signal detector' line 10 and if necessary, deactivates the receive clock signals on the 'receiver signal element timing, line 11 .
12. Terminal $B$ now becomes the transmitter to respond to the request from terminal A. To transmit data, terminal $B$ activates the 'request to send' line 13 , which causes modem B to transmit a carrier to modem $A$.
13. Modem $B$ begins a delay that is longer than the echo delay at modem $A$ before turning on the 'clear to send' line. The longer delay (called request-to-send to clear-to-send delay) ensures that modem A is ready to receive when terminal B begins transmitting data. After the delay, modem $B$ activates the 'clear to send' line 14 After the echo delay at modem $A$, modem $A$ senses the carrier from modem $B$ (the carrier was activated in step 13 when terminal $B$ activated the 'request to send' line) and activates the 'received line signal detector line 7 to terminal $A$
14. Modem $A$ and terminal $A$ are now ready to receive the response from terminal B. Remember, the response was not transmitted until after the request-to-send to clear-to-send delay at modem B (step 14).

Modem B demodulates the data from the carrier signal and sends
it to terminal B on the 'received data' line 12 .
Terminal B deserializes the data (through the serdes) using the
receive clock signals (on the 'receiver signal element timing' line)
11 from the modem.

[^16]receive clock signais (on the 'receiver signal element timing' line)

The terminals at both locations activate the 'data terminal ready'
lines 1 and 8 .
Normally the 'data set ready' lines 2 and 9 from the modems are active whenever the modems are powered on.

Terminal A activates the 'request to send' line 3, which causes the modem at terminal $A$ to generate a carrier signal. Modem B detects the carrier, and activates the 'received line signal detector' line (sometimes called data carrier detect) 10 . Modem B also activates the 'receiver signal element timing' line (sometimes called receive clock) 11 to send receive clock signals to the terminal. Some modems activate the clock signals whenever the modem is powered on.

After a specified delay, modem A activates the 'clear to send' line 4. which indicates to terminal $A$ that the modem is ready to transmit data.

Terminal A serializes the data to be transmitted (through the
 the transmit clock) onto the 'transmitted data' line 6 to the modem.

The modem modulates the carrier signal with the data and transmits it to the modem B 5


## Establishing a Link on a Nonswitched Multipoint Line

6. After a short delay to allow the control station modem to receive
the carrier, the tributary modem activates the 'clear to send' line
When station A detects the active 'clear to send' line, it tansmits its response. (For this example, assume that station A has no data to send; therefore, it transmits an EOT 8 .)
After transmitting the EOT, station A deactivates the 'request to send' line 6 . This causes the modem to deactivate the carrier and the 'clear to send' line 7 .
When the modem at the control station (host) detects the absence of the carrier, it deactivates the 'received line signal detector' line
7. Tributary station $A$ is now in receive mode waiting for the next poll or select transmission from the control station.
The control station serializes the address for the tributary or secondary station (AA) and sends its address to the modem on the
'transmitted data' line 2 .
transmitted data' line 2 .
Since the 'request to send'
8. Since the 'request to send' line and, therefore, the modem carrier, is active continuously 1 , the modem immediately modulates the modems on the line.
demodulate the address and send it to their terminals on the demodulate the address and send it to their terminals on the
'received data' line 5 .
9. Only station A responds to the address; the other stations ignore respond to the poll, station A activates its 'request to send' line 6 respond to the poll, station A activates its 'request to send' line
which causes the modem to begin transmitting a carrier signal.
10. The control station's modem receives the carrier and activates the
'received line signal detector' line 3 and the 'receiver signal
element timing' line 4 (to send clock signals to' the control
station). Some modems activate the clock signals as soon as they are powered on.


## Switched Point-To-Point Line Establishing a Link on a

[^17]

## APPENDIX G:SWITCH SETTINGS

System Board Switch Settings ..... G-3
System Board Switch ..... G-3
Math Coprocessor Switch Setting ..... G-3
System Board Memory Switch Settings ..... G-4
Monitor Type Switch Settings ..... G-4
5-1/4" Diskette Drive Switch Settings ..... G-5
Extender Card Switch Settings ..... G-6
Memory Option Switch Settings ..... G-7
288K Total Memory ..... G-7
320K Total Memory ..... G-8
352K Total Memory ..... G-9
384K Total Memory ..... G-10
416K Total Memory ..... G-11
448K Total Memory ..... G-12
480K Total Memory ..... G-13
512K Total Memory ..... G-14
544K Total Memory ..... G-15
576K Total Memory ..... G-16
608K Total Memory ..... G-17
640K Total Memory ..... G-18

Switches in your system are set to reflect the addition of memory and other installed options. Switches are located on the system board, extender card, and memory expansion options.

The switches are dual inline pin (dip) switches that can be easily set with a ballpoint pen. Refer to the diagrams below to familiarize yourself with the different types of switches that may be used in your system.

Refer to the charts on the following pages to determine the correct switch settings for your system.


Note: Set a rocker switch by pressing down the rocker to the desired position.

## G-2 Switch Settings

## System Board Switch Settings

The switches on the system board are set as shown in the following figure. These settings are necessary for the system to address the attached components, and to specify the amount of memory installed on the system board.


Position Function
1 Normal operation, Off (set to On to loop POST)
2
3-4
5-6
7-8 Used for Math Coprocessor
Amount of memory on the system board Type of monitor you are using

## Math Coprocessor Switch Settings

The following figure shows the settings for position 2.

Math Coprocessor installed

Math Coprocessor not installed


## System Board Memory Switch Settings

The following figure shows the settings for positions 3 and 4 for the amount of memory on the system board.

128K


192K


256K


## Monitor Type Switch Settings

No Monitor


IBM Color Display or other color monitor in the $40 \times 25$ Color mode

IBM Color Display or other color monitor in the $80 \times 25$ Color mode


Note: The $80 \times 25$ color setting, when used with your television and other monitors, can cause loss of character quality.

IBM Monochrome Display or more than one monitor


## 5 1/4" Diskette Drive Switch Settings

##  <br> 1 DRIVE <br> 3 DRIVES



2 DRIVES


4 DRIVES

## Extender Card Switch Settings

| System Memory |  | Memory Segment |
| :---: | :---: | :---: |
| 16 K to 64 K |  | 1 |
| 96 K to 128 K |  | 2 |
| 160K to 192K |  | 3 |
| 224 K to 256 K |  | 4 |
| 288 K to 320 K | H10 | 5 |
| 352 K to 384K | $0$ | 6 |
| 416 K to 448K |  | 7 |
| 480 K to 512 K |  | 8 |
| 544K to 576 K | $1$ | 9 |
| 608 K to 640 K |  | A |

Memory Option Switch Settings

|  | 64/256K Option <br> Card Switches | $64 K$ Option <br> Card Switches | $32 K$ Option <br> Card Switches |
| :---: | :---: | :---: | :---: |
| 1 -32K option |  |  |  |

320K Total Memory
$64 \mathrm{~K}+(256 \mathrm{~K}$ on System B

|  | 64/256K Option Card Switches | 64K Option Card Switches | 32K Option Card Switches |
| :---: | :---: | :---: | :---: |
| 1-64/256K option with 64 K installed |  |  |  |
| 1-64K option |  |  |  |
| 2-32K options |  |  |  |

352K Total Memory
$96 \mathrm{~K}+$ (256K on System Board)

|  | 64/256K Option Card Switches | 64K Option Card Switches | 32K Option Card Switches |
| :---: | :---: | :---: | :---: |
| 1-64/256K option with 64 K installed 1-32K option |  |  |  |
| 1-64K option <br> 1-32K option |  |  |  |
| 3-32K options |  |  |  |

384K Total Memory
$128 \mathrm{~K}+(256 \mathrm{~K}$ on System Board)

|  | 64/256K Option Card Switches | 64K Option Card Switches | 32K Option Card Switches |
| :---: | :---: | :---: | :---: |
| 1 -64/256K option with 64K option installed 1-64K option | $\square$ |  |  |
| 2-64K options |  |  |  |
| 1.64/256K option with 64 K installed 2-32K options |  |  |  |
| 1.64K option <br> 2-32K options |  |  |  |
| 1-64/256K option with 128 K installed |  |  |  |

416K Total Memory
$160 K+(256 K$ on System Board)

|  | 64/256K Option Card Switches | 64K Option Card Switches | 32K Option Card Switches |
| :---: | :---: | :---: | :---: |
| 1-64/256K option with 64 K installed <br> 1-64K option <br> 1-32K option |  |  |  |
| 2-64K options <br> 1-32K option |  |  |  |
| 1-64/256K option with 128 K installed 1-32K option |  |  |  |

448K Total Memory

|  | 64/256K Option Card Switches | 64K Option Card Switches | 32K Option Card Switches |
| :---: | :---: | :---: | :---: |
| 1-64/256K option with 192 K installed |  |  |  |
| 1-64/256K option with 128 K installed <br> 1-64K option |  |  |  |
| 1-64/256K option with 64 K installed <br> 2-64K options |  |  |  |
| 3-64K options |  |  |  |
| 1-64/256K option with 128 installed 2-32K options |  |  |  |

480K Total Memory
$224 K+(256 K$ on System Baard)

|  | 64/256K Option Card Switches | 64K Option Card Switches | 32K Option Card Switches |
| :---: | :---: | :---: | :---: |
| 1-64/256K option with 192K installed 1-32K option |  |  |  |
| 1-64/256K option with 128 K installed <br> 1-64K option <br> 1-32K option |  |  |  |



G-14 Switch Settings

576K Total Memory
320K + (256K on System Board)

|  | 64/256K Option Card Switches | 64K Option Card Switches | 32K Option Card Switches |
| :---: | :---: | :---: | :---: |
| 1-64/256K option with 192 K installed 2-64K options |  |  |  |
| 1-64/256K option with 256 K installed <br> 1-64/256K option with 64 K installed |  |  |  |
| 1-64/256K option with 256 K installed <br> 1-64K option |  |  |  |
| 1-64/256K option with 256 K installed <br> 2-32K options |  |  |  |

608K Total Memory
(paeog marshs uo r99Z) + yZSE

|  | 64/256K Option Card Switches | 64K Option Card Switches | 32K Option Card Switches |
| :---: | :---: | :---: | :---: |
| 1-64/256K option with 256 K installed <br> 1-64/256K option with 64 K installed <br> 1-32K option |  |  |  |
| 1-64/256K option with 256 K installed <br> 1-64K option <br> 1-32K option |  |  |  |

640K Total Memory

|  | 64/256K Option Card Switches | 64K Option Card Switches | 32K Option Card Switches |
| :---: | :---: | :---: | :---: |
| 1-64/256K option with 256 K installed <br> 1-64/256K option with 64K installed <br> 1-64K option |  |  |  |
| 1-64/256K option with 256 K installed 2-64K options |  |  |  |
| 1-64/256K option with 256 K installed <br> 1-64/256K option with 128 K installed |  |  |  |

## GLOSSARY

$\mu \mathrm{s}$ : Microsecond.
adapter: An auxiliary system or unit used to extend the operation of another system.
address bus: One or more conductors used to carry the binarycoded address from the microprocessor throughout the rest of the system.
all points addressable (APA): A mode in which all points on a displayable image can be controlled by the user.
alpanumeric ( $\mathbf{A} / \mathbf{N}$ ): Pertaining to a character set that contains letters, digits, and usually other characters, such as punctuation marks. Synonymous with alphanumeric.

American Standard Code for Information Interchange (ASCII): The standard code, using a coded character set consisting of 7 -bit coded characters ( 8 bits including parity check), used for information interchange among data processing systems, data communication systems and associated equipment. The ASCII set consists of control characters and graphic characters.
$\mathbf{A} / \mathbf{N}$ : Alphanumeric.
analog: (1) pertaining to data in the form of continuously variable physical quantities. (2) Contrast with digital.

AND: A logic operator having the property that if P is a statement, Q is a statement, R is a statement,..., then the AND of $P, Q, R, \ldots$ is true if all statements are true, false if any statement is false.

APA: All points addressable.
ASCII: American Standard Code for Information Interchange.
assembler: A computer program used to assemble. Synonymous with assembly program.
asynchronous communications: A communication mode in which each single byte of data is synchronized, usually by the addition of start/stop bits.

BASIC: Beginner's all-purpose symbolic instruction code.
basic input/output system (BIOS): Provides the device level control of the major $\mathbf{I} / \mathbf{O}$ devices in a computer system, which provides an operational interface to the system and relieves the programmer from concern over hardware device characteristics.
baud: (1) A unit of signaling speed equal to the number of discrete conditions or signal events per second. For example, one baud equals one-half dot cycle per second in Morse code, one bit per second in a train of binary signals, and one 3-bit value per second in a train of signals each of which can assume one of eight different states. (2) In asynchronous transmission, the unit of modulation rate corresponding to one unit of interval per second; that is, if the duration of the unit interval is 20 milliseconds, the modulation rate is 50 baud.

BCC: Block-check character.
beginner's all-purpose symbolic instruction code (BASIC): A programming language with a small repertoire of commands and a simple syntax, primarily designed for numerical application.
binary: (1) Pertaining to a selection, choice, or condition that has two possible values or states. (2) Pertaining to a fixed radix numeration system having a radix of two.
binary digit: (1) In binary notation, either of the characters 0 or 1. (2) Synonymous with bit.
binary notation: Any notation that uses two different characters, usually the binary digits 0 and 1.
binary synchronous communications (BSC): A standardized procedure, using a set of control characters and control character sequences for synchronous transmission of binary-coded data between stations.

BIOS: Basic input/output system.
bit: In binary notation, either of the characters 0 or 1 .
bits per second (bps): A unit of measurement representing the number of discrete binary digits which can be transmitted by a device in one second.
block-check character (BCC): In cyclic redundancy checking, a character that is transmitted by the sender after each message block and is compared with a block-check character computed by the receiver to determine if the transmission was successful.
boolean operation: (1) Any operation in which each of the operands and the result take one of two values. (2) An operation that follows the rules of boolean algebra.
bootstrap: A technique or device designed to bring itself into a desired state by means of its own action; that is, a machine routine whose first few instructions are sufficient to bring the rest of itself into the computer from an input device.
bps: Bits per second.
BSC: Binary synchronous communications.
buffer: (1) An area of storage that is temporarily reserved for use in performing an input/output operation, into which data is read or from which data is written. Synonymous with I/O area. (2) A portion of storage for temporarily holding input or output data.
bus: One or more conductors used for transmitting signals or power.
byte: (1) A binary character operated upon as a unit and usually shorter than a computer word. (2) The representation of a character.

- CAS: Column address strobe.
cathode ray tube (CRT): A vacuum tube display in which a beam of electrons can be controlled to form alphanumeric characters or symbols on a luminescent screen, for example by use of a dot matrix.
cathode ray tube display (CRT display): (1) A device that presents data in visual form by means of controlled electron beams. (2) The data display produced by the device as in (1).


## CCITT: Comite Consultatif International Telegrafique et

 Telephonique.central processing unit (CPU): A functional unit that consists of one or more processors and all or part of internal storage.
channel: A path along which signals can be sent; for example, data channel or I/O channel.
characters per second (cps): A standard unit of measurement for printer output.
code: (1) A set of unambiguous rules specifying the manner in which data may be represented in a discrete form. Synonymous with coding scheme. (2) A set of items, such as abbreviations, representing the members of another set. (3) Loosely, one or more computer programs, or part of a computer program. (4) To represent data or a computer program in a symbolic form that can be accepted by a data processor.
column address strobe (CAS): A signal that latches the column addresses in a memory chip.

Comite Consultatif International Telegrafique et Telephonique (CCITT): Consultative Committee on International Telegraphy and Telephony.
computer: A functional unit that can perform substantial computation, including numerous arithmetic operations, or logic operations, without intervention by a human operator during the run.
configuration: (1) The arrangement of a computer system or network as defined by the nature, number, and the chief characteristics of its functional units. More specifically, the term configuration may refer to a hardware configuration or a software configuration. (2) The devices and programs that make up a system, subsystem, or network.
conjunction: (1) The boolean operation whose result has the boolean value 1 if , and only if, each operand has the boolean value 1. (2) Synonymous with AND operation.
contiguous: (1) Touching or joining at the edge or boundary. (2) Adjacent.

CPS: Characters per second.
CPU: Central processing unit.
CRC: Cyclic redundancy check.
CRT: Cathode ray tube.
CRT display: Cathode ray tube display.
CTS: Clear to send. Associated with modem control.
cyclic redundancy check (CRC): (1) A redundancy check in which the check key is generated by a cyclic algorithm. (2) A system of error checking performed at both the sending and receiving station after a block-check character has been accumulated.
cylinder: (1) The set of all tracks with the same nominal distance from the axis about which the disk rotates. (2) The tracks of a disk storage device that can be accessed without repositioning the access mechanism.
daisy-chained cable: A type of cable that has two or more connectors attached in series.
data: (1) A representation of facts, concepts, or instructions in a formalized manner suitable for communication, interpretation, or processing by humans or automatic means. (2) Any representations, such as characters or analog quantities, to which meaning is, or might be assigned.
decoupling capacitor: A capacitor that provides a lowimpedance path to ground to prevent common coupling between states of a circuit.

Deutsche Industrie Norm (DIN): (1) German Industrial Norm. (2) The committee that sets German dimension standards.
digit: (1) A graphic character that represents an integer, for example, one of the characters 0 to 9. (2) A symbol that represents one of the non-negative integers smaller than the radix. For example, in decimal notation, a digit is one of the characters from 0 to 9 .
digital: (1) Pertaining to data in the form of digits. (2) Contrast with analog.

DIN: Deutsche Industrie Norm.
DIN connector: One of the connectors specified by the DIN standardization committee.

DIP: Dual in-line package.
direct memory access (DMA): A method of transferring data between main storage and I/O devices that does not require processor intervention.
disk: Loosely, a magnetic disk unit.
diskette: A thin, flexible magnetic disk and a semi-rigid protective jacket, in which the disk is permanently enclosed. Synonymous with flexible disk.

DMA: Direct memory access.
DSR: Data set ready. Associated wiṭh modem control.
DTR: Data terminal ready. Associated with modem control.
dual in-line package (DIP): A widely used container for an integrated circuit. DIPs are pins usually in two parallel rows. These pins are spaced $1 / 10$ inch apart and come in different configurations ranging from 14 -pin to 40 -pin configurations.

EBCDIC: Extended binary-coded decimal interchange code.
ECC: Error checking and correction.
edge connector: A terminal block with a number of contacts attached to the edge of a printed circuit board to facilitate plugging into a foundation circuit.

## EIA: Electronic Industries Association.

EIA/CCITT: Electronics Industries Association/Consultative Committee on International Telegraphy and Telephony.
end-of-text-character (ETX): A transmission control character used to terminate text.
end-of-transmission character (EOT): A transmission control character used to indicate the conclusion of a transmission, which may have included one or more texts and any associated message headings.

EOT: End-of-transmissioncharacter.
EPROM: Erasable programmable read-only memory.
erasable programmable read-only memory (EPROM): A storage device whose contents can be changed by electrical means. EPROM information is not destroyed when power is removed.
error checking and correction (ECC): The detection and correction of all single-bit, doublk-bit, and some multiple-bit errors.

ETX: End-of-text character.
extended binary-coded decimal interchange code (EBCDIC): A set of 256 characters, each represented by eight bits.
flexible disk: Synonym for diskette.
firmware: Memory chips with integrated programs already incorporated on the chip.
gate: (1) A device or circuit that has no output until it is triggered - into operation by one or more enabling signals, or until an input signal exceeds a predetermined threshold amplitude. (2) A signal that triggers the passage of other signals through a circuit.
graphic: A symbol produced by a process such as handwriting, drawing, or printing.
hertz (Hz): A unit of frequency equal to one cycle per second. hex: Abbreviation for hexadecimal.
hexadecimal: Pertaining to a selection, choice, or condition that has 16 possible values or states. These values or states usually contain 10 digits and 6 letters, A through F. Hexadecimal digits are equivalent to a power of 16 .
high-order position: The leftmost position in a string of characters.

Hz: Hertz.
interface: A device that alters or converts actual electrical signals between distinct devices, programs, or systems.
k : An abbreviation for the prefix kilo; that is, 1,000 in decimal notation.

K : When referring to storage capacity, 2 to the tenth power; 1,024 in decimal notation.

KB: Kilobyte; 1,024 bytes.
kHz : A unit of frequency equal to 1,000 hertz.
kilo (k): One thousand.
latch: (1) A feedback loop in symmetrical digital circuits used to maintain a state. (2) A simple logic-circuit storage element comprising two gates as a unit.

LED: Light-emitting diode.
light-emitting diode (LED): A semi-conductor chip that gives off visible or infrared light when activated.
low-order position: The rightmost position in a string of characters.
m: (1) Milli; one thousand or thousandth part. (2) Meter

M: Mega; $1,000,000$ in decimal notation. When referring to storage capacity, 2 to the twentieth power, $1,048,576$ in decimal notation.
mA: Milliampere.
machine language: (1) A language that is used directly by a machine. (2) Another term for computer instruction code.
main storage: A storage device in which the access time is effectively independent of the location of the data.

MB: Megabyte, 1,048,576 bytes.
mega (M): 10 to the sixth power, $1,000,000$ in decimal notation. When referring to storage capacity, 2 to the twentieth power, $1,048,576$ in decimal notation.
megabyte (MB): 1,048,576 bytes.
megahertz ( MHz ): A unit of measure of frequency. 1 megahertz equals $1,000,000$ hertz.

MFM: Modified frequency modulation.
MHz: Megahertz.
microprocessor: An integrated circuit that accepts coded instructions for execution; the instructions may be entered, integrated, or stored internally.
microsecond $(\mu \mathrm{s})$ : One-millionth of a second.
milli (m): One thousand or one thousandth.
milliampere (mA): One thousandth of an ampere.
millisecond (ms): One thousandth of a second.
mnemonic: A symbol chosen to assist the human memory; for example, an abbreviation such a "mpy" for "multiply."
mode: (1) A method of operation; for example, the binary mode, the interpretive mode, the alphanumeric mode. (2) The most frequent value in the statistical sense.
modem: (Modulator-Demodulator) A device that converts serial (bit by bit) digital signals from a business machine (or data terminal equipment) to analog signals which are suitable for transmission in a telephone network. The inverse function is also performed by the modem on reception of analog signals.
modified frequency modulation (MFM): The process of varying the amplitude and frequency of the "write" signal. MFM pertains to the number of bytes of storage that can be stored on the recording media. The number of bytes is twice the number contained in the same unit area of recording media at single density.
modulo check: A calculation performed on values entered into a system. This calculation is designed to detect errors.
monitor: (1) A device that observes and verifies the operation of a data processing system and indicates any specific departure from the norm. (2) A television type display, such as the IBM Monochrome Display. (3) Software or hardware that observes, supervises, controls, or verifies the operations of a system.
ms: Millisecond; one thousandth of a second.
multiplexer: A device capable of interleaving the events of two or more activities, or capable of distributing the events of an interleaved sequence to the respective activities.

NAND: A logic operator having the property that if P is a statement, Q is a statement, R is a statement,...,then the NAND of $\mathbf{P}, \mathbf{Q}, \mathbf{R}, \ldots$ is true if at least one statement is false, false if all statements are true.
nanosecond (ns): One-thousandth-millionthof a second.
nonconjunction: The dyadic boolean operation the result of which has the boolean value 0 if, and only if, each operand has the boolean value 1 .
non-return-to-zero inverted (NRZI): A transmission encoding method in which the data terminal equipment changes the signal to the opposite state to send a binary 0 and leaves it in the same state to send a binary 1 .

NOR: A logic operator having the property that if P is a statement, Q is a statement, R is a statement,..., then the NOR of $\mathbf{P}, \mathbf{Q}, \mathbf{R}, .$. is true if all statements are false, false if at least one statement is true.

NOT : A logical operator having the property that if P is a statement, then the NOT of P is true if P is false, false if P is true.

NRZI: Non-return-to-zeroinverted.
ns: Nanosecond; one-thousandth-millionth of a second.
operating system: Software that controls the execution of programs; an operating system may provide services such as resource allocation, scheduling, inputloutput control, and data management.

OR: A logic operator having the property that if P is a statement, $Q$ is a statement, $R$ is a statement,...then the OR of $P, Q, R, \ldots$ is true if at least one statement is true, false if all statements are false.
output: Pertaining to a device, process, or channel involved in an output process, or to the data or states involved in an output process.
output process: (1) The process that consists of the delivery of data from a data processing system, or from any part of it. (2) The return of information from a data processing system to an end user, including the translation of data from a machine language to a language that the end user can understand.
overcurrent: A current of higher than specified strength.
overvoltage: A voltage of higher than specified value.
parallel: (1) Pertaining to the concurrent or simultaneous operation of two or more devices, or to the concurrent performance of two or more activities. (2) Pertaining to the

- concurrent or simultaneous occurrence of two or more related activities in multiple devices or channels. (3) Pertaining to the simultaneity of two or more processes. (4) Pertaining to the simultaneous processing of the individual parts of a whole, such as the bits of a character and the characters of a word, using separate facilities for the various parts. (5) Contrast with serial.

PEL: Picture element.
personal computer: A small home or business computer that has a processor and keyboard that can be connected to a television or some other monitor. An optional printer is usually available.
picture element (PEL): (1) The smallest displayable unit on a display. (2) Synonymous with pixel, PEL.
pinout: A diagram of functioning pins on a pinboard.
pixel: Picture element.
polling: (1) Interrogation of devices for purposes such as to avoid contention, to determine operational status, or to determine readiness to send or receive data. (2) The process whereby stations are invited, one at a time, to transmit.
port: An access point for data entry or exit.
printed circuit board: A piece of material, usually fiberglass, that contains a layer of conductive material, usually metal. Miniature electronic components on the fiberglass transmit electronic signals through the board by way of the metal layers.
program: (1) A series of actions designed to achieve a certain result. (2) A series of instructions telling the computer how to handle a problem or task. (3) To design, write, and test computer programs.
programming language: (1) An artificial language established for expressing computer programs. (2) A set of characters and rules, with meanings assigned prior to their use, for writing computer programs.

PROM: Programmable read-only memory.
propagation delay: The time necessary for a signal to travel from one point on a circuit to another.
radix: (1) In a radix numeration system, the positive integer by which the weight of the digit place is multiplied to obtain the weight of the digit place with the next higher weight; for example, in the decimal numeration system, the radix of each digit place is 10. (2) Another term for base.

## H-12 Glossary

radix numeration system: A positional representation system in which the ratio of the weight of any one digit place to the weight of the digit place with the next lower weight is a positive integer. The permissible values of the character in any digit place range from zero to one less than the radix of the digit place.

RAS: Row address strobe.
RGBI: Red-green-blue-intensity.
read-only memory (ROM): A storage device whose contents cannot be modified, except by a particular user, or when operating under particular conditions; for example, a storage device in which writing is prevented by a lockout.
read/write memory: A storage device whose contents can be modified.
red-green-blue-intensity (RGBI): The description of a directdrive color monitor which accepts red, green, blue, and intensity signal inputs.
register: (1) A storage device, having a specified storage capacity such as a bit, a byte, or a computer word, and usually intended for a special purpose. (2) On a calculator, a storage device in which specific data is stored.

RF modulator: The device used to convert the composite video signal to the antenna level input of a home TV.

ROM: Read-only memory.
ROM/BIOS: The ROM resident basic input/output system, which provides the device level control of the major I/O devices in the computer system.
row address strobe (RAS): A signal that latches the row addresses in a memory chip.

RS-232C: The standard set by the EIA for communications between computers and external equipment.

RTS: Request to send. Associated with modem control.
run: A single continuous performance of a computer program or routine.
scan line: The use of a cathode beam to test the cathode ray tube of a display used with a personal computer.
schematic: The description, usually in diagram form, of the logical and physical structure of an entire data base according to a conceptual model.

## SDLC: Synchronous Data Link Control.

sector: That part of a track or band on a magnetic drum, a magnetic disk, or a disk pack that can be accessed by the magnetic heads in the course of a predetermined rotational displacement of the particular device.
serdes: Serializer/deserializer.
serial: (1) Pertaining to the sequential performance of two or more activities in a single device. In English, the modifiers serial and parallel usually refer to devices, as opposed to sequential and consecutive, which refer to processes. (2) Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel. (3) Pertaining to the sequential processing of the individual parts of a whole, such as the bits of a character or the characters of a word, using the same facilities for successive parts. (4) Contrast with parallel.
sink: A device or circuit into which current drains.
software: (1)Computer programs, procedures, rules, and possibly associated documentation concerned with the operation of a data processing system. (2) Contrast with hardware.
source: The origin of a signal or electrical energy.
source circuit: (1) Generator circuit. (2) Control with sink.
SS: Start-stop transmission.
start bit: Synonym for start signal.
start-of-text character (STX): A transmission control character that precedes a text and may be used to terminate the message heading.
start signal: (1) A signal to a receiving mechanism to get ready to receive data or perform a function. (2) In a start-stop system, a signal preceding a character or block that prepares the receiving device for the reception of the code elements. Synonymous with start bit.

- start-stop (SS) transmission: Asynchronous transmission such that a group of signals representing a character is preceded by a start signal and followed by a stop signal. (2) Asynchronous transmission in which a group of bits is preceded by a start bit that prepares the receiving mechanism for the reception and registration of a character and is followed by at least one stop bit that enables the receiving mechanism to come to an idle condition pending the reception of the next character.
stop bit: Synonym for stop signal.
stop signal: (1) A signal to a receiving mechanism to wait for the next signal. (2) In a start-stop system, a signal following a character or block that prepares the receiving device for the reception of a subsequent character or block. Synonymous with stop bit.
strobe: (1) An instrument used to determine the exact speed of circular or cyclic movement. (2) A flashing signal displaying an exact event.

STX: Start-of-text character.
Synchronous Data Link Control (SLDC): A protocol for the management of data transfer over a data communications link.
synchronous transmission: Data transmission in which the sending and receiving devices are operating continuously at the same frequency and are maintained, by means of correction, in a desired phase relationship.
text: In ASCII and data communication, a sequence of characters treated as an entity if preceded and terminated by one STX and one ETX transmission control, respectively.
track: (1) The path or one of the set of paths, parallel to the reference edge on a data medium, associated with a single reading or writing component as the data medium moves past the component. (2) The portion of a moving data medium such as a drum, tape, or disk, that is accessible to a given reading head position.
transistor-transistor logic (TTL): A circuit in which the multiple-diode cluster of the diode-transistor logic circuit has been replaced by a multiple-emitter transistor.

TTL: Transistor-transistor logic.
TX Data: Transmit data. Associated with modem control. External connections of the RS-232C asynchronous communications adapter interface.
video: Computer data or graphics displayed on a cathode ray tube, monitor or display.
write precompensation: The varying of the timing of the head current from the outer tracks to the inner tracks of the diskette to keep a constant write signal.

## BIBLIOGRAPHY

> Intel Corporation. The 8086 Family User's Manual This manual introduces the 8086 family of microcomputing components and serves as a reference in system design and implementation.

Intel Corporation. 8086/8087/8088 Macro Assembly Reference Manual for 8088/8085 Based Development System This manual describes the 8086/8087/8088 Macro Assembly Language, and is intended for use by persons who are familiar with assembly language.

## Intel Corporation. Component Data Catalog

This book describes Intel components and their technical specifications.

Motorola, Inc. The Complete Microcomputer Data Library. This book describes Motorola components and their technical specificaitons.

National Semiconductor Corporation. INS 8250 Asynchronous Communications Element. This book documents physical and operating characteristics of the INS 8250.


## INDEX

A
$\mathrm{A} / \mathrm{N}$ mode (alphanumeric mode) 1-123
A0-A19 (Address Bits 0 to 19), I/O channel ..... 1-15
adapter card with ROM ..... 2-10
adapter,
asynchronous communication ..... 1-215
binary synchronous communication ..... 1-245
color/graphics monitor ..... 1-123
diskette drive ..... 1-151
fixed disk drive ..... 1-179
game control ..... 1-203
monochrome display and printer ..... 1-115
printer 1-113
synchronous data link control ..... 1-265
Address Bits 0 to 19 (A0-A19), I/O channel ..... 1-15
address bits (asynchronous communication) ..... 1-217
Address Enable (AEN), I/O channel ..... 1-18
Address Latch Enable (ALE), I/O channel ..... 1-15
address map, I/O 1-8
AEN (Address Enable), I/O channel 1-18
ALE (Address Latch Enable), I/O channel 1-15
all points addressable mode 1-129, 1-123
alphanumeric mode, ..... 1-128
high resolution ..... 1-135
low resolution ..... 1-132
alt (keyboard extended code) ..... 2-15
APA mode (all points addressable mode) ..... 1-124
asynchronous communications adapter, ..... 1-215
adapter address jumper module 1-242
address bits ..... 1-217
block diagram 1-216
connector specifications ..... 1-243
current loop interface ..... 1-219
divisor latch least significant bit ..... 1-229
divisor latch most significant bit ..... 1-230
I/O decode 1-217
INS8250 functional pin description ..... 1-221
INS8250 input signals ..... 1-221
INS8250 input/output signals 1-225

INS8250 output signals 1-224
interface descriptions 1-218
interface format jumper module 1-242
interrupt control functions 1-234
interrupt enable register 1-235
interrupt identification register 1-233
interrupts 1-218
line control register 1-227
line status register 1-231
modem control register 1-236
modem status register 1-238
modes of operation 1-216
programmable baud rate generator 1-229
programming considerations 1-226
receiver buffer register 1-240
reset functions 1-226
transmitter holding register 1-241
voltage interchange information 1-220
attributes, character
(see character attributes)

## B

BASIC reserved interrupts 2-7
BASIC,
DEF SEG 2-8
reserved interrupt 2-7
screen editor keyboard functions 2-20
workspace variables 2-8
baud rate generator 1-231
bell (printer) 1-92
bibliography I-1
binary synchronous communications adapter, 1-245
8252A programming procedures 1-257
8252A universal synchronous/asynchronous receiver/transmitter 1-241
8253-5 programmable interval timer 1-251
$8255 \mathrm{~A}-5$ programmable peripheral interface 1-251
block diagram 1-246
command instruction format 1-258
connector information 1-257
data bus buffer 1-247
interface signal information 1-260
interrupt information 1-262
mode instruction definition 1-257

## J-2 Index

read/write control logic 1-247
receive 1-252
receiver buffer 1-249
receiver control 1-249
status read definition 1-259
transmit 1-251
transmitter buffer 1-248
transmitter control 1-249
typical programming sequence 1-253
BIOS,
fixed disk ROM A-84
memory map 2-9
parameter passing 2-3
software interrupt listing 2-4
system ROM A-2
use of 2-2
bisync communications
(see binary synchronous communications adapter)
block diagram
8252A universal synchronous/asynchronous receiver/transmitter 1-246
8273 SDLC protocol controller 1-267
asynchronous communications adapter 1-215
color/graphics monitor adapter 1-125
coprocessor 1-25
diskette drive adapter 1-151
expansion board 1-71
extender card 1-74
fixed disk drive adapter 1-179
game control adapter 1-203
keyboard interface 1-67
monochrome display adapter 1-114
printer adapter 1-108
prototype card 1-118
receiver card 1-77
speaker drive system 1-20
synchronous data link control adapter 1-265
system 1-2
break (keyboard extended code) 2-14
BSC adapter
(see binary synchronous communications)

C
cable
communications adapter 1-285
expansion unit 1-171
printer 1-81
cancel (printer) 1-93
cancel ignore paper end (printer) 1-95
cancel skip perforation (printer) 1-99
caps lock (keyboard extended code) 2-16
card dimensions and specifications E-4
card selected 1-19
CARD SLCTD (card selected), I/O channel 1-19
card,
dimensions and specifications E-4
extender 1-74
prototype 1-209
receiver 1-77
carriage return (printer) 1-92
CCITT, F-1
standards F-1
character attributes
color/graphics monitor adapter 1-130
monochrome display adapter $1-130$
character codes
keyboard 2-11
character set,
graphics printer (set 1) 1-103
graphics printer (set 2) 1-105
matrix printer 1-101
quick reference $\mathrm{C}-12$
clear printer buffer (printer) 1-100
CLK (system clock), I/O channel 1-16
color display 1-149
operating characteristics $1-150$
specifications E-2
color select register 1-141
color/graphics monitor adapter 1-123
6845 register description 1-136
alphanumeric mode 1-127
alphanumeric mode (high-resolution) 1-128
alphanumeric mode (low-resolution) 1-128
block diagram 1-126
character attributes 1-130
color-select register 1-141
composite connector specifications $1-146$

## J-4 Index

connector specifications 1-146
direct-drive connector specifications 1-146
display buffer basic operation 1-127
graphics mode 1-132
graphics mode (high resolution) 1-135
graphics mode (low resolution) 1-132
graphic mode (medium resolution) 1-133
light pen connector specifications 1-147
major components 1-126
memory requirements 1-145
mode control and status register 1-143
mode register summary 1-143
mode select register 1-141
programming considerations 1-137
RF modulator connector specifications 1-147
sequence of events 1-144
status register 1-143
summary of available color 1-135
colors, summary of available 1-137
command status register $0 \quad 1-164$
command status register 1 1-165
command status register 2 1-166
command status register 3 1-167
command summary,
diskette drive adapter 1-151
fixed disk drive adapter 1-179
communications adapter cable 1-285
connector specifications 1-286
communications F-1
establishing a link F-3
component diagram,
system board 1-13
compressed (printer) 1-93
compressed off (printer) 1-93
connector specifications,
asynchronous communications adapter 1-215
binary synchronous communications 1-245
color/graphics monitor adapter 1-147
communications adapter cable 1-286
diskette drive adapter (external) 1-174
diskette drive adapter (internal) 1-173
game control adapter 1-203
keyboard interface 1-67
monochrome display adapter 1-115
printer adapter 1-81
synchronous data link control adapter 1-293
connectors, power supply (system unit) 1-21
consideration, programming
(see programming considerations)
control byte, fixed disk drive adapter 1-186
control codes, printer 1-91
control/read/write logic 1-268
coprocessor,
(see math coprocessor)
ctrl (keyboard extended code) 2-13
current loop interface 1-219
D
D0-D7 (data bits 0 to 7), I/O channel 1-16
DACK0-DACK 3 (DMA Acknowledge 0 to 3), I/O channel 1-18
Data Bits 0 to 7 (D0-D7), I/O channel 1-16
data flow,
system board 1-6
data register 1-185
data transfer mode register 1-282
DEF SEG (default segment workspace) 2-8
default workspace segment (DEF SEG) 2-8
diagram, block (see block diagram)
digital output register 1-153
diskette drive adapter 1-151
adapter input 1-171
adapter output 1-170
block diagram 1-152
command status register 0 1-164
command status register 1 1-165
command status register 2 1-166
command status register 3 1-167
command summary 1-158
connector specifications (external) 1-174
connector specifications (internal) 1-173
digital-output register 1-153
DPC registers 1-167
drive A and B interface 1-170
drive constants 1-168
FDC constants 1-168
floppy disk controller 1-154
functional description 1-153
programming considerations 1-156
programming summary $1-167$
symbol descriptions 1-156
system I/O channel interface 1-168

## J-6 Index

diskette drive, 1-175
electrical specifications 1-176
mechanical specifications 1-176
switch settings G-1
diskettes 1-177
display adapter type switch settings G-1
display,
color 1-149
monochrome 1-121
divisor latch,
least significant bit 1-229
most significant bit 1-230
DMA Acknowledge 0 to 3 (DACK0-DACK3),
I/O channel 1-18
DMA Request 1 to 3 (DRQ1-DRQ3), I/O channel 1-18
DOS reserved interrupts 2-7
DOS,
keyboard functions 2-20
reserved interrupts 2-7
double strike (printer) 1-96
double strike off (printer) 1-96
double width (printer) 1-93
double width off (printer) 1-93
DPC registers 1-167
DRQ1-DRQ3 (DMA Request 1 to 3 ), I/O channel 1-18

## E

EIA, F-1
standards F-1
emphasized (printer) 1-96
emphasized off (printer) 1-96
escape (printer) 1-93
establishing a communications link F-3
expansion board, 1-71
block diagram 1-72
expansion channel 1-73
expansion unit, 1-71
cable 1-71
expansion board 1-71
expansion channel 1-73
extender card 1-74
interface information 1-79
power supply 1-71
receiver card 1-77
specifications E-2
extender card, 1-74
block diagram 1-76
programming considerations 1-75
switch settings G-1

## F

FABS (coprocessor) 1-36
FADD (coprocessor) 1-36
FBLD (coprocessor) 1-37
FBSTP (coprocessor) 1-37
FCHS (coprocessor) 1-38
FCLEX/FNCLEX (coprocessor) 1-38
FCOM (coprocessor) 1-38
FCOMP (coprocessor) 1-39
FCOMPP (coprocessor) 1-39
FDECSTP (coprocessor) 1-40
FDISI/FNDISI (coprocessor) 1-40
FDIV (coprocessor) 1-41
FDIVR (coprocessor) 1-42
FENI/FNENI (coprocessor) 1-43
FFREE (coprocessor) 1-43
FICOM (coprocessor) 1-43
FICOMP (coprocessor) 1-44
FILD (coprocessor) 1-44
FINCSTP (coprocessor) 1-44
FINIT/FNINIT (coprocessor) 1-45
FIST (coprocessor) 1-46
FISTP (coprocessor) 1-46
fixed disk controller 1-179
fixed disk drive 1-195
fixed disk drive adapter 1-179
block diagram 1-180
command summary 1-187
control byte 1-186
data register 1-185
fixed disk controller 1-179
interface specifications 1-193
programming considerations 1-181
programming summary 1-191
ROM BIOS listing A-84
sense bytes 1-181
status register 1-181
system I/O channel interface $\quad 1-192$
fixed disk drive, 1-195
electrical specifications 1-196
mechanical specifications 1-196
fixed disk ROM BIOS A-84
FLD (coprocessor) 1-47
FLDCW (coprocessor) 1-47
FLDENV (coprocessor) $1-48$
FLDLG2 (coprocessor) 1-48
FLDLN2 (coprocessor) 1-48
FLDL2E (coprocessor) 1-49
FLDL2T (coprocessor) 1-49
FLDPI (coprocessor) 1-49
FLDZ (coprocessor) 1-50
FLD1 (coprocessor) 1-50
floppy disk controller 1-154
form feed (printer) 1-92
FMUL 1-51
FNOP 1-52
FPATAN 1-52
FPREM 1-52
FPTAN 1-53
FRNDINT 1-53
FRSTOR 1-53
FSAVE/FNSAVE (coprocessor) 1-54
FSCALE (coprocessor) 1-54
FSQRT (coprocessor) 1-55
FST (coprocessor) 1-55
FSTCW/FNSTCW (coprocessor) 1-56
FSTENV/FNSTENV (coprocessor) 1-56
FSTP (coprocessor) 1-57
FSTSW/FNSTSW (coprocessor) 1-57
FSUB (coprocessor) 1-58
FSUBR (coprocessor) 1-59
FTST (coprocessor) 1-60
FWAIT (coprocessor) 1-60
FXAM (coprocessor) 1-61
FXCH (coprocessor) 1-62
FXTRACT (coprocessor) 1-62
FYL2X (coprocessor) 1-63
FYL2XP1 (coprocessor) 1-63
F2XM1 (coprocessor) 1-64

## G

game control adapter, ..... 1-203
block diagram 1-203
connector specifications ..... 1-208
functional description ..... 1-204
I/O channel description ..... 1-205
interface description ..... 1-206
joy stick schematic diagram ..... 1-207
glossary, H-1
graphics mode ..... 1-123
high resolution ..... 1-124
low resolution ..... 1-123
medium resolution ..... 1-124
H
hardware interrupt listing ..... 1-9
home head (printer) ..... 1-95
horizontal tab (printer) ..... 1-92
I
I/O address map 1-8
I/O bit map, 8255A ..... 1-10
I/O CH CK (I/O Channel Check), I/O channel ..... 1-17
I/O CH RDY (I/O Channel Ready), I/O channel ..... 1-17
I/O Channel Check (I/O CH CK), I/O channel ..... 1-17
I/O channel interface,
diskette drive adapter ..... 1-168
fixed disk drive adapter ..... 1-192
prototype card ..... 1-211
I/O Channel Ready (I/O CH RDY), I/O channel ..... 1-17
I/O channel, 1-14
-I/O Channel Check (I/O CH CK) ..... 1-17
-I/O Read Command (IOR) ..... 1-17
-I/O Write Command (IOW) ..... 1-17
Address Bits 0 to 19 (A0-A19) 1-16
Address Enable (AEN) 1-18
Address Latch Enable (ALE) 1-16
Data Bits 0 to 7 (D0-D7) 1-16
description 1-16
diagram 1-15
DMA Request 1 to 3 (DRQ1-DRQ3) 1-18
I/O Channel Ready (I/O CH RDY) 1-17

Interrupt Request 2 to 7 (IRQ2-IRQ7) 1-17
Memory Read Command (MEMR) 1-18
Memory Write Command (MEMW) 1-18
Oscillator (OSC) 1-16
Reset Drive (RESET DRV) 1-16
System Clock (CLK) 1-16
Terminal Count (T/C) 1-18
I/O Read Command (IOR), I/O channel 1-17
I/O Write Command (IOW), I/O channel 1-17
IBM 10MB Fixed Disk Drive 1-195
IBM 5-1/4" Diskette Drive 1-175
IBM 5-1/4" Diskette Drive Adapter 1-151
IBM 80 CPS Graphics Printer 1-81
IBM 80 CPS Matrix Printer 1-81
IBM 80 CPS Printers 1-81
IBM Asynchronous Communications Adapter 1-215
IBM Binary Synchronous Communications Adapter 1-245
IBM Color Display 1-149
IBM Color/Graphics Monitor Adapter 1-123
IBM Communicatons Adapter Cable 1-295
IBM Fixed Disk Drive Adapter 1-179
IBM Game Control Adapter 1-203
IBM Memory Expansion Options 1-197
IBM Monochrome Display and Printer Adapter 1-113
IBM Monochrome Display 1-121
IBM Personal Computer Math Coprocessor 1-25
IBM Printer Adapter 1-107
IBM Prototype Card 1-209
IBM Synchronous Data Link Controller Adapter 1-265
ignore paper end (printer) 1-94
INS8250,
(see National Semiconductor INS8250)
Intel 8088 microprocessor,
arithmetic B-7
conditional transfer operations B-14
control transfer B-11
data transfer B-5
hardware interrupt listing 1-8
instruction set index B-18
instruction set matrix B-16
logic B-9
memory segmentation model B-4
operand summary B-3
processor control B-14
register model B-2
second instruction byte summary B-3
segment override prefix B-4
software interrupt listing 2-4
string manipulation B-11
use of segment override B-4
Intel 8253-5 Programmable Interval Timer
(see synchronous data link control communications adapter)
Intel 8255A Programmable Peripheral Interface
I/O bit map 1-10
Intel 8255A-5 Programmable Peripheral Interface (see synchronous data link control communications adapter)
Intel 8273 SDLC Protocol Controller (see synchronous data link control communications adapter) block diagram 1-265
interrupt enable register 1-235
interrupt identification register 1-233
interrupt listing,
8088 hardware 1-9
8088 software 2-4
Interrupt Request 2 to 7 (IRQ2-IRQ7), I/O channel 1-17
interrupts,
8088 hardware 1-9
8088 software 2-4
asynchronous communications adapter 1-215
BASIC reserved 2-7
DOS reserved 2-7
special 2-5
IOR (I/O Read Command), I/O channel 1-17
IOW (I/O Write Command), I/O channel 1-17
IRQ2-IRQ7 (Interrupt Request 2 to 7), I/O channel 1-17

## J

joy stick,
positions 1-204
schematic diagram 1-207
jumper module, asynchronous communications adapter 1-242

## K

keyboard extended codes,
alt 2-15
break 2-16
caps lock 2-16
ctrl 2-15

J-12 Index
pause 2-17
print screen 2-17
scroll lock 2-16
shift 2-15
shift key priorities 2-16
shift states 2-15
system reset 2-16
keyboard 1-65
BASIC screen editor special functions $\quad 2-20$
character codes 2-11
commonly used functions 2-18
diagram 1-68
DOS special functions 2-20
encoding 2-11
extended functions 2-14
interface block diagram 1-70
interface connector specifications 1-70
scan codes 1-69
specifications E-1

## L

- light pen connector specifications 1-147
line control register 1-227
line feed (printer) 1-92
line status register 1-223
logic diagrams D-1


## M

math coprocessor 1-25
block diagram 1-29
control unit 1-29
control word 1-32
data types 1-26
exception pointers 1-33
FABS 1-36
FADD 1-36
FBLD 1-37
FBSTP 1-37
FCHS 1-38
FCLEX/FNCLEX 1-38
FCOM 1-38
FCOMP 1-39
FCOMPP 1-39
FDECSTP 1-40

FDISI/FNDISI 1-40
FDIV 1-41
FDIVR 1-42
FENI/FNENI 1-43
FFREE 1-43
FICOM 1-43
FICOMP 1-44
FILD 1-44
FINCSTP 1-44
FINIT/FNINIT 1-45
FIST 1-46
FISTP 1-46
FLD 1-47
FLDCW 1-47
FLDENV 1-48
FLDLG2 1-48
FLDLN2 1-48
FLDL2E 1-49
FLDL2T 1-49
FLDPI 1-49
FLDZ 1-50
FLD1 1-50
FMUL 1-51
FNOP 1-52
FPATAN 1-52
FPREM 1-52
FPTAN 1-53
FRNDINT 1-53
FRSTOR 1-53
FSAVE/FNSAVE 1-54
FSCALE 1-54
FSQRT 1-55
FST 1-55
FSTCW/FNSTCW 1-56
FSTENV/FNSTENV 1-56
FSTP 1-57
FSTSW/FNSTSW 1-57
FSUB 1-58
FSUBR 1-59
FTST 1-60
FWAIT 1-60
FXAM 1-61
FXCH 1-62
FXTRACT 1-62
FYL2X 1-63
FYL2XP1 1-63
F2XM1 1-64
hardware interface 1-27
instruction set 1-35
interconnection 1-28
number system 1-34
programming interface 1-26
register stack 1-30
status word 1-31
tag word 1-33
memory expansion options, 1-197
DIP module start address 1-201
memory module description 1-198
memory module pin configuration 1-199
memory option switch settings G-1
R/W memory operating characteristics 1-198
switch-configurable start address 1-200
memory locations,
reserved 2-8
memory map,
BIOS 2-9
system 1-11
Memory Read Command (MEMR), I/O channel 1-18
memory switch settings, G-1
extender card G-1
memory options G-1
system board G-1
Memory Write Command (MEMW), I/O channel 1-18
(MEMR) Memory Read Command, I/O channel 1-18
(MEMW) Memory Write Command, I/O channel 1-18
microprocessor (see Intel 8088 microprocessor)
mode control and status register 1-139
mode select register 1-141
modem control register 1-236
modem status register 1-238
monochrome display 1-121
monochrome display and printer adapter 1-113
monochrome display adapter 1-115
6845 CRT control port 1-118
6845 CRT status port 1-118
block diagram 1-114
character attributes 1-117
connector specifications 1-119
I/O address and bit map 1-117
programming considerations 1-115
monochrome display, 1-121
operating characteristics 1-122
specifications E-3

Motorola 6845 CRT Controller, (see color/graphics monitor adapter) (see monochrome display adapter)

## N

National Semiconductor INS8250 Asynchronous (see asynchronous communications adapter) functional pin description 1-221
input signals 1-221
input/output signals 1-225
output signals 1-224
null (printer) 1-92

## 0

one bit delay mode register 1-283
operating mode register 1-280
OSC (oscillator) 1-16
Oscillator (OSC), I/O channel 1-16

## P

parameter passing (ROM BIOS) 2-3
pause (keyboard extended code) 2-17
power good signal 1-24
power supply 1-21
connectors 1-23
input requirements 1-22
over-voltage/current protection 1-24
pin assignments 1-23
power good signal 1-24
Vac output 1-22
Vdc output 1-22
print screen (keyboard extended code) 2-17
printer adapter, 1-107
block diagram 1-108
connector specifications 1-111
programming considerations 1-109
printer control codes, 1-91
1/8-inch line feeding 1-94
1920 bit-image graphics mode 1-101
480 bit-image graphics mode 1-97
7/72-inch line feeding 1-94
960 bit-image graphics mode 1-99
J-16 Index
960 bit-image graphics mode normal speed 1-100 bell 1-92
cancel 1-93
cancel ignore paper end 1-95
cancel skip perforation 1-99
carriage return 1-92
clear printer buffer 1-100
compressed 1-93
compressed off 1-93
double strike 1-96
double strike off 1-97
double width 1-99, 1-93
double width off 1-93
emphasized 1-96
emphasized off 1-96
escape 1-93
form feed 1-92
home head 1-91
horizontal tab 1-92
ignore paper end 1-94
line feed 1-92
null 1-92
printer deselected 1-93
printer selected 1-93
select character set 1 1-94
select character set $2 \quad 1-94$
set horizontal tab stops 1-96
set lines per page 1-96
set skip perforation 1-99
set variable line feeding 1-97
set vertical tabs 1-95
starts variable line feeding 1-94
subscript/superscript 1-99
subscript/superscript off 1-99
underline 1-94
unidirectional printing 1-99
vertical tab 1-92
printer deselected (printer) 1-93
printer selected (printer) 1-93
printer, 1-81
additional specifications 1-83
cable 1-81
connector pin assignment 1-87
control codes 1-91
graphic character set 1-103
graphic character set 2 1-105
interface signal descriptions 1-87
matrix character set 1-101
modes 1-90
parallel interface 1-86
parallel interface timing diagram 1-86
specifications 1-82, E-3
switch locations 1-84
switch settings 1-84
processor (see Intel 8088 micrprocessor)
programmable baud rate generator 1-229
programming considerations,
asynchronous communications adapter 1-226
binary synchronous communications adapter 1-253
color/graphics monitor adapter 1-137
diskette drive adapter 1-151
extender card 1-74
fixed disk drive adapter 1-179
monochrome display adapter 1-115
printer adapter 1-109
receiver card 1-77
SDLC adapter 1-275
prototype card, 1-209
block diagram 1-210
external interface 1-213
I/O channel interface 1-211
layout 1-211
system loading and power limitations 1-213

## Q

quick reference, character set C-12

## R

receiver buffer register 1-249
receiver card, 1-77
block diagram 1-78
programming considerations 1-77
register,
6845 description (color/graphic adapter) 1-139
color select (color/graphic adapter) 1-140
command status 0 (diskette drive adapter) 1-167
command status 1 (diskette drive adapter) 1-168
command status 2 (diskette drive adapter) 1-169
command status 3 (diskette drive adapter) 1-170
data (fixed disk drive adapter) 1-185
data transfer mode (SDLC) 1-272
digital output (diskette drive adapter) 1-153
DPC (diskette drive adapter) 1-167
interrupt enable (asynchronous communications) 1-235
interrupt identification (asynchronous communications) 1-235
line control (asynchronous communications) 1-227
line status (asynchronous communications) 1-231
mode control and status (color/graphics) 1-139
mode select (color/graphics) 1-141
modem control (asynchronous communications) 1-236
modem status (asynchronous communications) 1-238
one-bit delay mode (SDLC) 1-283
operating mode (SDLC) 1-280
receiver buffer (asynchronous communications) 1-240
serial I/O mode (SDLC) 1-282
status (color/graphics) 1-143
status (fixed disk drive adapter) 1-181
transmitter holding (asynchronous communications) 1-241
reserved interrupts,
BASIC and DOS 2-7
reserved memory locations 2-7
Reset Drive (RESET DRV), I/O channel 1-16
RESET DRV (Reset Drive), I/O channel 1-16
RF modulator connector specifications 1-147
ROM BIOS, 2-2
Fixed Disk A-84
System A-2
ROM, adapter cards with 2-10
RS-232C,
interface standards F-2

## S

scan codes,
keyboard 1-65
scroll lock (keyboard extended code) 2-14
SDLC (see synchronous data link control)
select character set 1 (printer) 1-94
select character set 2 (printer) 1-94
sense bytes, fixed disk drive adapter 1-181
serial I/O mode register 1-282
set horizontal tab stops (printer) 1-96
set lines per page (printer) 1-96
set skip perforation (printer) 1-99
set variable line feeding (printer) 1-95, 1-97
set vertical tabs (printer) 1-95
shift (keyboard extended code) 2-13
shift key priorities (keyboard code) 2-14
shift states (keyboard extended code) 2-13
software interrupt listing 2-4
speaker connector 1-20
speaker drive system 1-20
speaker interface 1-20
specifications,
80 CPS printers E-3
color display E-2
expansion unit E-2
keyboard E-1
monochrome display E-3
printer 1-82
printer (additional) 1-83
system unit E-1
stack area 2-7
starts variable line feeding (printer) 1-94
status register, 1-137
color/graphics monitor adapter 1-143
fixed disk drive adapter 1-181
synchronous data link control adapter 1-276
subscript/superscript (printer) 1-99
subscript/superscript off (printer) 1-99
switch settings, G-1
diskette drive G-1
display adapter type G-1
extender card G-1
memory options G-1
printer 1-84
system board G-1
system board memory G-1
synchronous data link control communications adapter, ..... 1-265
8253-5 interval timer control word ..... 1-279
8253-5 progammable interval timer ..... 1-275
$8255 \mathrm{~A}-5$ port A assignments ..... 1-274
$8255 \mathrm{~A}-5$ port B assignments ..... 1-274
$8255 \mathrm{~A}-5$ port C assignments ..... 1-275
8255A-5 programmable peripheral interface ..... 1-274
8273 command phase flow chart ..... 1-286
8273 commands ..... 1-285
8273 control/read/write registers ..... 1-269
8273 data interfaces ..... 1-270
8273 elements of data transfer interface ..... 1-270
8273 mode register commands ..... 1-283
8273 modem control block ..... 1-271
8273 modem control port A 1-271
8273 modem control port B ..... 1-272
8273 modem interface ..... 1-271
8273 protocol controller operations ..... 1-266
8273 protocol controller structure ..... 1-267
8273 register selection ..... 1-268
8273 SDLC protocol controller block diagram ..... 1-257
8273 transmit/receiver timing 1-283
block diagram ..... 1-265
command phase ..... 1-284
connector specifications ..... 1-293
control/read/write logic ..... 1-268
data transfer mode register ..... 1-282
device addresses ..... 1-291
execution phase ..... 1-287
general receive ..... 1-288
initialization/configuration commands ..... 1-280
initializing the SDLC adapter 1-278
interface information 1-292
interrupt information ..... 1-291
one bit delay code register ..... 1-283
operating mode register ..... 1-290
partial byte received codes ..... 1-290
processor interface ..... 1-268
programming considerations ..... 1-275
protocol control module features ..... 1-266
protocol controller operations ..... 1-266
result code summary ..... 1-290
result phase ..... 1-287
selective receive 1-289
serial data timing block ..... 1-273
serial I/O mode register ..... 1-282
status register format ..... 1-276
transmit ..... 1-288
system block diagram ..... 1-2
system board, 1-3
component diagram ..... 1-13
data flow ..... 1-6
R/W memory operating characteristics ..... 1-198
switch settings ..... G-1
System Clock (CLK), I/O channel 1-16
system memory map ..... 1-12
system reset (keyboard extended code) ..... 2-16
system ROM BIOS A-2
system unit, ..... 1-3
I/O channel 1-14
I/O channel diagram ..... 1-15
keyboard interface ..... 1-67
power supply ..... 1-21
speaker interface ..... 1-20
specifications ..... E-1
system board ..... 1-3
T
T/C (Terminal Count), I/O channel ..... 1-19
transmitter holding register ..... 1-241
U
underline (printer) 1-94
unidirectional printer (printer) 1-99
J-22 Index
Vac output, system unit 1-22

Vdc output, system unit 1-22
vectors with special meanings 2-5
vertical tab (printer) 1-92
voltage interchange, asynchronous communications adapter 1-215

## Numerics

$1 / 8$ inch line feeding (printer) 1-94
1920 bit-image graphics mode (printer) 1-100
480 bit-imáge graphics mode (printer) 1-97
6845 ,
(see color/graphics monitor adapter)
(see monochrome display adapter)
7/72 inch line feeding (printer) 1-94
8088,
(see Intel 8088 microprocessor) 1-4
8250,
(see asynchronous communications adapter)
8253-5,
(see synchronous data link control adapter)
8255A 1-10
8255A-5,
(see synchronous data link control adapter)
8273,
(see synchronous data link control adapter)
960 bit-image graphics mode (printer) 1-99
960 bit-image graphics mode normal speed (printer) 1-100

Notes:

## Reader's Comment Form

TECHNICAL REFERENCE 1502237

Your comments assist us in improving the usefulness of our publication; they are an important part of the input used for revisions.

IBM may use and distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.

Please do not use this form for technical questions regarding the IBM Personal Computer or programs for the IBM Personal Computer, or for requests for additional publications; this only delays the response. Instead, direct your inquiries or request to your authorized IBM Personal Computer dealer.

Comments:

##  0－8Zと XOG＇O＇d  



S3IVIS OJIINO
3H1 NI
0371＊W」1人 $4 \forall S S 333 N$ 39VISOd ON



[^0]:    Status Word Format

[^1]:    Keyboard Scan Codes

[^2]:    Receiver Card Block Diagram

[^3]:    Connector Specifications

[^4]:    Bit $080 \times 25$ Alphanumeric Mode
    Bit 1 Graphics Select
    Bit 2 Black/White Select
    Bit 3 Enable Video Signal
    Bit 4 High-Resolution ( $640 \times 200$ ) Black/White Mode
    Bit 5 Change Background Intensity to Blink Bit
    Bit 6 Not Used
    Bit 7 Not Used

[^5]:    *Returns 512 bytes plus 4 bytes of ECC data per sector.
    **Requires 512 bytes plus 4 bytes of ECC data per sector.

[^6]:    Divisor Latch Least Significant Bit (DLL)

[^7]:    Modem Status Register (MSR)

[^8]:    8251A Block Diagram

[^9]:    Status Read Format

[^10]:    Device Address Summary

[^11]:    *Not standardized by EIA (Electronics Industry Association).

[^12]:    Keyboard Extended Functions

[^13]:    

[^14]:    5. Numbers in Parentheses
    are in Millimeters. All Others are in Inches.
    $0.100 \pm .0005(2.54 \pm .0127)$ Center
    to Center, $0.06 \pm .0005(1.524 \pm .0127)$ Width.

    Max. Card Length is 13.15 (334.01
    Smaller Length is Permissible.
    3. Loc. and Mounting Holes are
    (Loc. 3X. Mtg. 2X).

[^15]:    *Not used when business machine clocking is used.
    **Not standardized by EIA (Electronics Industry Association).
    ***Not standardized by CCITT

[^16]:    'request to send' line 3 , which causes the modem to turn off the carrier and deactivate the 'clear to send' line 4
    10. After terminal A completes its transmission, it deactivates the

[^17]:    8. The autoanswer circuits in modem B activate the 'off hook' line to
    9. The coupler connects modem $B$ to the communications line through the 'data tip' and 'data ring' lines 11 and activates the 'coupler cutthrough' line 9 to the modem. Modem B then transmits an answer tone to terminal $A$.
    10. The terminal A operator hears the tone and sets the exclusion key or talk/data switch to the data position (or performs an equivalent operation) to connect modem A to the communications line through the 'data tip' and 'data ring' lines 7 .

    The coupler at terminal A deactivates the 'switch hook' line 3. This causes modem A to activate the 'data set ready' line 2 indicating to terminal $A$ that the modem is connected to the communications line.

    The sequence of the remaining steps to establish the data link is the same as the sequence required on a nonswitched point-topoint line. When the terminals have completed their transmission. they both deactivate the 'data terminal ready' line to disconnect the modems from the line.

    1. Terminal $A$ is in communications mode; therefore, the 'data terminal ready line ${ }^{1}$ is active. Terminal $B$ is in communication mode waiting for a call from terminal $\mathbf{A}$.
    2. When the terminal A operator lifts the telephone handset, the
    3. Modem A detects the 'switch hook' line and activates the 'off
    hook' line 4 , which causes the coupler to connect the telephone
    set to the line and activate the 'coupler cut-through' line 5 to the modem.
    4. Modem A activates the 'data modem ready' line 6 to the coupler (the data modem ready' line is on continuously in some modems). The terminal A operator sets the exclusion key or talk/data switch to the talk position to connect the handset to the communications
    line. The operator then dials the terminal $B$ number.

    When the telephone at terminal B rings, the coupler activates the
    'ring indicate' line to modem B. 10 . Modem B indicates that the
    'ring indicate' line was activated by activating the 'ring indicator'
    7. Terminal B activates the 'data terminal ready' line to modem B 12 which activates the autoanswer circuits in modem B. (The 'data
    terminal ready' line might already be active in some terminals.)

