



LITTLE BOARD TM USER'S MANUAL

ĩ

AMPRO COMPUTERS, INC. P.O. Box 390427 Mountain View, California 94039

(415) 962-0230

#### FREFACE

This manual is for users of the Little Board who wish to know how to incorporate it into a computer system. There are five sections, organized as follows:

- Section 1 General Information General information pertaining to the Little Board, its major features, and a functional description of each portion of the computer.
- Section 2 How To Build a Computer Descriptions of the external components necessary to construct a CP/M-based computer with two floppy disk drives. Included are tables listing the pinouts of each of the six board connectors, as well as special considerations, features, and specifications.
- Section 3 How to Use the Computer Brief descriptions of standard CP/M commands and utility programs. Included are descriptions of the utilities supplied with the Little Board.
- Section 4 Programming Information Descriptions of I/O addresses and other requirements for custom programming of the Little Board.
- Section 5 Theory of Operation Specific technical details of Little Board operation.

Specifications are subject to change without notice. The contents of this document are believed to be accurate. If errors are found, notify AMPRO COMPUTERS INC., at the address shown on the Title Page of this document.

The following is a list of trademarks used within this document:

-----

280A and all references to '280' are trademarks of Zilog, Inc. CP/M is a trademark of Digital Research, Inc. IBM is a trademark of International Business Machines ZCPR3 is a program copyright by Richard L. Conn (used with permission) DISK7 is a trademark of Echelon, Inc (used with permission)

For users of this manual who want more detailed information on the CP/M Operating System, the following are recommended for reference:

CP/M Primer, Stephen M. Murtha and Mitchell Waite, Howard W. Sams
CP/M Handbook, Rodnay Zaks
CP/M Revealed, Jack D. Dennon, Hayen Books
CP/M Operating System Manual, Digital Research, Pacific Grove, California; approx. \$35.00 plus serial number
ZCPR3 information and source code: Echelon, Inc., 101 1st Street, Suite 427, Los Altos, CA 94022.

No part of this document may be reproduced in any form, for commercial purposes without the express written consent of AMPRO Computers, Inc.

Copyright (C) June, 1984

#### TABLE OF CONTENTS

# SECTION 1 - General Description

1.1 Introduction	+			-					1-1
1.2 Overview									1-1
1.3 Functional Description						-			1-1
1.3.1 CPU, Memory, and Timing .		-	-	-					1-1
1.3.2 Serial I/O Ports					+				1-2
1.3.3 Parallel I/O Port							-		1-2
1.3.4 Floppy Disk Controller .						+			1-2
1.4 Little Board Specifications									1-3

### SECTION 2 - How To Build A Computer

2.1 Introduction	1
2.2 What Is Needed	1
2.2.1 DC Power Input	3
2.2.2 Parallel Printer Port	3
2.2.3 Serial RS232C I/O Ports A and B	3
2.2.4 Reset/Power On Connector	3
2.2.5 Floppy Disk Interface	5
2.2.6 External Connector Part Numbers	5
2.3 Disk Drive Considerations	5
2.4 System Connections 2-	7
2.4.1 Booting The System	7
2.5 Troubleshooting	8

### SECTION 3 - How To Use the Computer

Ļ
2
2
2
ŀ
1
5
5
7
3
)
0
1
2
3
2
4
4

### TABLE OF CONTENTS (Continued)

SECTION 4 - Programming	Information
-------------------------	-------------

4.1 Introduction																	4-1
4.2 Z80A CPU																	4-1
4.3 Memory												4					4-1
4.4 Board Control Registe	r													-			4-2
4.5 Counter/Timer Circuit	5 1	(CT	C)														4-2
4.5.1 CTC Channel Function	ms	з.										12					4-3
4.6 Serial I/O Ports				-	-	-	-	-	-	-							4-3
4.6.1 Channel A Signals .					-	-	-										4-4
4.6.2 Channel B Signals .													4				4-4
4.7 Baud Rate Generation								+								+	4-4
4.7.1 Below 9600 Baud								-									4-5
4.7.2 Above 9600 Baud					-						40.						4-5
4.8 Floppy disk Interface	€.																4-6
4.9 Parallel Printer Port	τ.						-								-		4-7

## SECTION 5 - Theory of Operation

5.1	Introduction		-			-					-		5-1
5.2	CPU, Memory, and Timing		+										5-1
5.3	Serial I/O Ports												5-2
5.4	Parallel I/O Port		-	-			-						5-3
5.5	Floppy Disk Interface .				= 1		+		+				5-3

APPENDIX A - Component Locations and Parts List

APPENDIX B - Summary of I/O Ports and Connector Pinouts

APPENDIX C - User Groups

APPENDIX D - Data Sheets

#### SECTION 1

#### GENERAL DESCRIPTION

#### 1.1 INTRODUCTION

This section provides an overview and functional description of the AMPRO Little Board computer. It is intended to provide a basic understanding of the Little Board, and how it forms the basis of a compact, but powerful, computer system.

#### 1.2 OVERVIEW

The AMPRO Little Board computer is a complete 8-bit, 280-based microcomputer. It includes all the circuitry, software, and firmware necessary to construct a functional CP/M-based computer system. Some of the main features are:

- 4MHz Z80A 8-bit microprocessor
- 64 kilobytes of high-speed dynamic RAM
- two serial RS232C I/O ports
- one Centronics-compatible parallel printer port
- floppy disk interface capable of controlling from one to four single- or double-sided, single- or double-density 5 1/4-inch floppy disk drives.
- drives can be 48 tpi or 98 tpi, and can be mixed in the system.
- board size is compatible with most 5 1/4-inch floppy disk drives
- minimum external components
- power supply voltages compatible with 5 1/4-inch floppy disk drives

#### 1.3 FUNCTIONAL DESCRIPTION

The following paragraphs briefly describe the Little Board computer. More detailed information can be found in Section 5, Theory of Operation.

#### 1.3.1 CPU, Memory, and Timing

The AMPRO Little Board contains a Z80A 8-bit microprocessor operating at 4MHz. All system functions are based on a single 16MHz master clock. System RESET is provided in two ways: upon power-up and an external RESET switch. Two types of memory are used with the Little Board: EPROM and RAM. A single 2732 4k x 8 bit EPROM is used to initialize the system and load the CP/M operating system from floppy disk. After power-up the EPROM is enabled rather than RAM, and can be turned off or on by software.

System RAM consists of eight 64k x 1 bit dynamic RAM devices. Control circuitry for the RAM memory is entirely digital (noone-shotsorR-C components) and provides a high degree of reliability.

A Z80 Counter-Timer Circuit (CTC) provides four programmable counter or timer channels. Two of the CTC channels provide the baud rate clocks used by the two serial I/O ports. A third channel is optionally used by the floppy disk controller. The fourth CTC channel is available for use as a programmable timer in applications programs.

#### 1.3.2 Serial I/O Ports

A Z80 Dual Asynchronous Receiver/Transmitter (DART) provides two fully programmable serial I/O ports. Each channel has four of the standard RS232C signals: TxD, RxD, RTS, and CTS. These signals are sufficient for interfacing most serial printers, modems, and terminals. In those cases where other interface signals are required for one serial port, handshaking signals can be borrowed from the second port (if not needed by that port). Polarity and use of the handshaking signals is defined by the software.

Baud rate clocks are provided by the CTC for baud rates up to 9600 baud. Additionally, other circuitry provides for baud rates of 9600, 19,200, and 38,400 baud on Port A only. Since the two serial ports are otherwise identical, either can be programmed as a terminal, modem, or other RS232C device.

#### 1.3.3 Parallel I/O Port

The parallel output supports the 10 essential signals of a Centronics-type printer interface: Data Bits 1-8, Data Strobe, and Busy. Both the Data Strobe (output) and Busy (input) handshake signals are defined by software.

### 1.3.4 Floppy Disk Controller

A Western Digital WD1770 floppy disk controller device provides all of the functions required to interface with standard 5 1/4-inch floppy disk drives, and many of the 3 to 4-inch "micro" floppy disk drives. The WD1770 includes the following capabilities within a single LSI device:

- digital phase locked loop
- digital write precompensation
- motor on start/stop delay
- selectable step rates: 6, 12, 20, and 30 mS

Timing for the floppy disk interface is derived directly from the 8MHz system clock, with no delay lines, R-C time constants, or one-shots. This again results in a very high degree of reliability.

#### 1.4 LITTLE BOARD SPECIFICATIONS


Table 1-1 lists the specifications for the Little Board computer.

Table 1-1. Little Board Specifications

CPU:	4MHz Z80A, 8-bit microprocessor
MEMORY :	64 kilobytes of dynamic RAM
	4 kilobytes of EPROM (2732-type)
TIMER:	280A CIC
SERIAL 1/0:	280A Dual Asynchronous Receiver/Transmitter (DART) 2 - RS232C compatible ports
	Software-controlled baud rates;
	Channel A - 75 to 9600 baud (low)
	9,600, 19,200, 38,400 baud (high)
	Channel B - 75 to 9600 baud
	Four standard RS232C signals per port:
	Transmit Data
	Receive Data
	Handshake Out
	Handshake In
	Two Ground pins
PARALLEL I/O:	Centronics-compatible printer port
	10 signals supported:
	Data Bits 1-8
	Data Strobe
	Printer Busy
	12 Ground pins
DISK I/O:	Supports 1 to 4 single- or double-density, single- or double-sided,
	5 1/4-inch floppy disk drives
	48 tpi drive 96 tpi drive
	512 bytes/sector 1024 bytes/sector
	10 sectors/track 5 sectors/track
	40 tracks/side 80 tracks/side
	Two tracks reserved for CP/M
	Data rate: 250k bps
	Digital phase locked loop
	Software enabled digital write precompensatio

+5VDC +/-5% @ 0.75A +12VDC +/-5% @ 0.05A On-board -12VDC supply for RS232C ports Compatible with standard 5 1/4-inch floppy disk drives
On-board -12VDC supply for RS232C ports Compatible with standard 5 1/4-inch floppy
Compatible with standard 5 1/4-inch floppy
Q to 55 domas Q energia
0 to 55 degrees C, operating, 5 to 95% humidity, non-condensing,
10,000 feet maximum altitude
20,000 reet maximum artifune
7.75 x 5.75 x 0.75 inches
Can be mounted on bottom of most 5 1/4-inch floppy disk drives
CP/M version 2.2 Disk Operating System on
5 1/4-inch disk
AMPRO Little Board System Utilities
Boot program in a single 2732-type EPROM
AMPRO Little Board User's Manual
AMPRO Little Board Technical Support Package
(optional)

# Table 1-1.Little Board Specifications<br/>(Continued).



#### SECTION 2

#### HOW TO BUILD A COMPUTER

#### 2.1 INTRODUCTION

This section describes what is required to build a two-drive, 64k byte RAM, CP/M 2.2 based computer, with the Little Board as the heart of the machine. This project requires some knowledge of electronics wiring and circuit techniques.


#### 2.2 WHAT IS NEEDED

A very minimum number of external parts will turn a tiny circuit board into a very powerful personal computer. The components listed in Table 2-1 are easily available parts.

Item	Description
2ea. Disk Drives	5 1/4-inch floppy disk drives, 48 tpi or 96 tpi, single- or double-sided.
Power Supply	+12VDC @ 2.0A, +5VDC @ 2.5A
Reset switch	s.p.s.t., normally open, w/IED indicator
Cables	2-RS232C, 1-Parallel, disk interface, and power cables for Little Board and drives.
Cabinet	Housing for computer system.
NOTE: External seri	al I/O cables are available from AMPRO.

Table	2-1.	External	Components
-------	------	----------	------------

Figure 2-1 shows the Little Board external connectors. All components can be housed in a very small box; the size is determined primarily by the disk drives, and perhaps the power supply. A size of approximately  $7 \times 8 \times 11$  inches is adequate. Tables 2-2 through 2-6 list the cable connector pinouts for the various external Little Board connectors. Table 2-7 lists the mating connectors and part numbers of suggested manufacturers.



۶.

Figure 2-1. Little Board Connector Locations.

2-2

#### 2.2.1 DC Power Input

The power connector pinout is identical with that of power connectors on nearly all 5 1/4-inch floppy disk drives. Board connector Jl contains the Little Board power connections. Note that pin 1 on Jl is reversed from the other connectors. Refer to Table 2-2.

	CAUTION
ι.	

BE SURE THE POWER PILIG IS CORRECTLY WIRED BEFORE ATTEMPTING TO APPLY POWER TO THE BOARD.

Pin	Signal Name	Function
1	+12VDC	+12VDC +/- 5%
2	Ground	Ground return
3	Ground	Ground return
4	+5VDC	+5VDC +/- 5%

Table 2-2. Power Connections, J1	ι.
----------------------------------	----

#### 2.2.2 Parallel Printer Port

The Little Board's parallel printer connector has a pinout that allows the use of flat ribbon cable between the J2 header and the first 26 lines of a 36 pin male Centronics-type connector at the printer end. Note that the pin numbering for the printer connector differs from that of the header. The header is numbered as shown in Figure 2-1. Note that some printers may include unique signals not shown. The board connector is J2. Refer to Table 2-3.

#### 2.2.3 Serial RS232C I/O Ports A and B

Table 2-4 lists the cable connections for each of the two RS232C I/O ports. Serial port A is board connector J3, and Serial port B is board connector J4. The DB-25 connector pins are shown for Data Communication Equipment (DCE) wiring. For Data Terminal Equipment (DTE) wiring, reverse pins 2 & 3 and pins 5 & 20 at the DB-25 connector. Refer to Table 2-4.

#### 2.2.4 Reset/Power On Connector

This connector is for connection to an external s.p.s.t switch to provide the master RESET signal. In addition, a 15 mA current source provides power to an LED power-on indicator. The board connector is J5. Refer to Table 2-5.

Pin	Signal Name	Function	Printer Signal Pins
1 3 5 7 9 11 13 15 17 19 21 23	DS* Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 Data 8 Not Used BUSY Not Used	Data Strobe to printer (low) LSB of printer data : : : MSB of printer data Printer BUSY input to Little Board	1 2 3 4 5 6 7 8 9 11
25 2-26	Not Used All even	Signal grounds	19-27 & 29

### Table 2-3. Parallel Printer Cable Connections, J2.

### Table 2-4. External Serial I/O Cable Connections, J3/J4.

Pin	Signal Name	Function	DB-25 Pin (DCE)
1 2 3 4 5 6	Ground Ground ThD HSO RxD HSI	Protective Ground Signal Ground Data Output Handshake Signal Out Data Input Handshake Signal In	1 7 3 5 2 20
Note: AMPRO Cable P/N is A60005-001			

### Table 2-5. Reset/Power-On Connections, J5.

4

Pin	Signal Name	Function
1	Ground	To LED Cathode
2	LED	To LED Anode
3	Ground	To one side of RESET switch
4	RESET	To other side of RESET switch

2-4

#### 2.2.5 Floppy Disk Interface

Table 2-6 lists the floppy disk drive interface cable connections. This cable is a flat ribbon cable with 34 conductors. A single PC edge-type connector is at the Little Board end, while there can be from 1 to 4 PC edge-type connectors at the disk drive end. The board connector is J6.

Pin	Signal Name	Function
2	Not Used	Punction
4	Not Used	Drive Select 4 output
6	DRIVE SEL 4*	Index pulse input
8	INDEX*	Drive Select 1 output
10	DRIVE SEL 1*	Drive Select 2 output
12	DRIVE SEL 1*	Drive Select 3 output
14	DRIVE SEL 2*	Motor on control output
16	DRIVE SEL 3*	Direction select output
18	MOTOR ON*	Step output
20	DIR SEL*	Write data output
22	STEP*	Write data output
24	WRITE DATA*	Write gate output
26	WRITE DATA*	Track 00 input
28	WRITE PRICT*	Write protect input
30	READ DATA*	Read data input
32	SIDE ONE*	Side select output
34	READY*	Drive ready input (option)
1 - 33	(all odd pins)	Signal grounds

Table 2-6.	Floppy	Disk	Interface	Connections,	J6.
------------	--------	------	-----------	--------------	-----

#### 2.2.6 External Connector Part Numbers

The part numbers listed in Table 2-7 are those of the manufacturer, not AMPRO. Cable assemblies for the serial ports are available from AMPRO at nominal cost.

#### 2.3 DISK DRIVE CONSIDERATIONS

Nearly any type of soft-sectored, single- or double-sided, 48 tpi or 96 tpi, 5 1/4-inch floppy disk drive is usable with the Little Board. The higher quality drives you use, the better your system's reliability. Here are some things that are important to know:

- Any drive used must be compatible with the AMPRO Floppy Disk Interface.
- More than one type of floppy disk drive, up to four, can be present in the system, and in any mix.
- High quality, direct-drive 5 1/4-inch floppy disk drives are recommended.

- The first time the system is powered up, drive A must be a 48tpi (40-track) 5 1/4-inch drive, either single- or double-sided. Drives B, C and D can be any other system-compatible drive. System software is provided on a single-sided, 40-track format disk, which cannot be read by 96 tpi drives. Once the system is booted from the AMPRO-supplied CP/M disk, it is then possible to make system disks for any other AMPRO format.
- In order to use the AMPRODSK disk copy option, there must be at least two drives of the same type in the system. The PIP utility can be used between drives of different types.
- System software reads each disk to determine the format (512 or 1024 bytes per sector), and whether single- or double-sided. Single-sided disks have sectors numbered from 1 to 10. Double-sided disk sector numbers are offset by 16 (16 to 25).
- Each disk format has two system tracks reserved. Single-sided disks have the first two tracks reserved. Double-sided disks have the first track on each side reserved as system tracks.
- Each disk drive must be jumpered for a specific Drive Select value, 1 through 4. Consult your drive documentation.
- Resistive terminations should be installed only on the drive connected to the last interface cable connector (farthest from the computer).
- When using drives with a Head Load option, select the Head Load with Motor On jumpering.

External Connector	Function	Part Number
Pl	Power Connector	Housing: AMP 1-480424-0 Contacts: AMP 60619-1 (4 reg.)
P2	Parallel I/O Board end	3M: 3399-6000 T&B: 609-2601M Molex: 15-29-8262
	Parallel I/O Printer end	AMP:         57F-30360           3M:         3366-1001           T&B:         609-36M
P3	Serial I/O, Port A	Housing: Molex 22-01-2067 Contacts: Molex 08-50-0114 (6 req.)
P4	Serial I/O, Port B	Same as P3

### Table 2-7. External Connector Part Numbers

External Connector	Function	Part Number
P5	RESET/Power LED	Housing: Molex 22-01-2047 Contacts: Molex 08-50-0114 (4 req.)
P6	Floppy Disk Interface (Card edge connectors)	3M:3463-0001TGB:609-3415MMolex:15-29-0341

### Table 2-7. External Connector Part Numbers (Continued)

#### 2.4 SYSTEM CONNECTIONS

With the system completed, only connection to a terminal and a source of power for the computer are required. With the serial ports wired as shown, both RS232C connectors will be DCE. For connection to a terminal (DTE), you must use a straight-through RS232C cable. To connect to a modem (DCE), you must use a cable in which connections to pins 2 and 3 and 20 and 5 are reversed at one end relative to the opposite end. Set the terminal as follows:

Baud Rate: 9600 Data Bits: 1 Parity: off Stop Bits: 1

Set your terminal so that the Most Significant Bit (data bit #8) is transmitted as a 0 ("low" or "space"). Some terminals do not have a switch to do this, automatically sending a zero for data bit #8 when parity is off. The AMPRO BIOS does not mask the MSB when 8 bit transmission is selected.

Connect the terminal to Serial Port A. If a modem is being connected, use Serial Port B. First time booting of the system requires that you connect a serial terminal capable of meeting the above specifications. As will be explained in Section 3, system boot parameters can be changed, but initially the system comes up with Serial Port A set for 9600 baud.

#### 2.4.1 Booting The System

With a terminal connected and turned on, the system is ready to boot. When power is applied, a program in the EPROM will attempt to read the operating system from disk. If no disk is in the drive, the system will wait until a disk is in place, and drive latch closed. The system will then read the CP/M operating system from the disk in drive A. Use the following steps.



The first time booting of the system requires that drive A be either a single- or double-sided, 48 tpi, 5 1/4-inch floppy disk drive.

- 1. Set power switches to ON. Drive select indicator on drive A should light. If it does not, DO NOT insert a disk. Switch the system power OFF, and refer to section 2.5.
- Insert the disk labeled "CP/M 2.2" into the A drive. The system should begin reading the operating system from disk, followed by a sign-on message:

AMPRO 61k CP/M VERS 2.2 dd month yy

<0A

If the drive indicator lights, but nothing else, try inserting the flip-side of the disk and pressing RESET.

Your computer is now ready to use. Section 3 describes the software included with the Little Board. Have a good time!

#### 2.5 TROUBLESHOOTING

It is possible that the computer did not work the first time, or fails sometime. You may have to troubleshoot it. The following are some suggestions. It is not recommended that you send the computer to AMPRO for service. Only Little Board service can be offered.

- Recheck all wiring, soldered connections.
- Check that power is available from the power supply.
- Be certain that the drives are working.
- If both drive indicators light during power-up, with drive handles closed (across slot), the drive or drives may be incorrectly connected to the drive cables. Switch the computer OFF and reverse the drive cable connector at the Little Board.
- Check that the drive select and configuration jumpers are properly set on each drive (see drive documentation).
- Check the drive termination resistor pack(s) for proper location. Normally, this will be located at the drive connected at the end of the drive cable.
- If you have the debugging Monitor EPROM option, you can verify some of the system functions using the debugger and other tools in the Monitor. Refer to the EPROM Monitor User's Manual.

#### SECTION 3

#### HOW TO USE THE COMPUTER

#### 3.1 INTRODUCTION

This section discusses the power-up procedure, system prompts, the standard CP/M intrinsic commands and utility programs. In addition, the AMPRO utility programs supplied are explained in detail. For further information on the CP/M utilities, refer to the CP/M references listed in the Preface of this manual.

#### 3.2 POWER-UP

Section 2 discussed connecting the completed system to console device and a modem as well as initial power-up. Assuming the computer works, there are two things it is recommended that you do the first time:

1. Make a backup copy of the disks included with the Little Board.

2. Run the system configuration (CONFIG) program.

#### 3.2.1 Making Backup Disks

It is always a good idea to have at least one backup copy of your disks. Accidents do happen; Murphy is alive and well. Refer to the section on AMPRO utility programs for information on copying disks and files. Single-drive users should read the SWAPCOPY utility program information.

#### 3.2.2 First Time Configuration

When using the system for the first time, some of the system initial default values are probably not ideal for your system. One important parameter to set is the floppy disk drive step rate. Initially, the system is set up for and boots with a step rate of 30 mS. However, this is much too slow for some drives. Check your drive's step rate specification, and set the CONFIG step rate to one that is closest to the drive specification. The slowest drive in the system will determine the step rate to select from the CONFIG menu. This program is self-prompting. More specific information is available in the AMPRO utilities section.

NOTE

Any modifications to the systems should be performed only on your backup disks. Do not use the disks shipped with your Little Board.

#### 3.3 SINGLE DRIVE OPERATION

If you have a system with only one floppy disk drive, you can do nearly anything that can be done with two or more drives. Refer to the SWAPCOPY utility program in particular, later in this section.

#### 3.4 LITTLE BOARD CP/M FEATURES

The operating system included with the Little Board is a modified version of standard CP/M version 2.2. One major difference is that the CCP is replaced by a program called ZCPR3. Some features of ZCPR3 are:

- DIR and USER commands are not available. They are replaced by the DIR.COM utility and enhanced CP/M features using ZCPR3. See Table 3-1.
- Semi-colons (;) can be used to separate multiple commands on a single command line. The sequence

DIR; ERA \*. BAK; DIR (RETURN)

executes directory program, erases all files with the .BAK type, and executes the directory program a second time.

• An automatic disk search path is implemented, permitting execution of an application program from a different disk drive, without the need to specify drive name. You can be logged onto drive B, and execute a program on drive A, without typing the drive prefix for the program drive. It is even possible to execute a program from a different user area. The search path is:

current drive, current user current drive, user 0 drive A, current user drive A, user 0 drive A, user 15 current drive, user 15

If you wish, you can "hide" .COM (program) files in user 15. Such files will not be visible from user 0, but will execute from user 0. Sneaky, but it works. DISK7 can be used to copy files to other user areas.

#### 3.4.1 Intrinsic CP/M Commands

With the exception of the DIR and USER commands noted above, all standard CP/M version 2.2 intrinsic commands are implemented, as well as some additions. Table 3-1 lists the ZCPR3 commands versus the standard CCP commands. The following abbreviations are used in Table 3-1:

DU: - Drive number, User number (e.g., A0:, Bl5:) afn - Ambiguous file name (e.g., \*.COM, MYFILE.\*) ufn - Unambiguous file name (e.g., MYFILE.TXT, DIR.COM)

# Table 3-1. ZCPR3/CCP Command Comparison

Function Display all files	ZCPR3 Command	CCP Command
Display all files		
	DIR	DIR
areas of current disk	DIR *.* \$A	No equivalent
Display all files in all drives in current user area	DIR *.* \$D	No equivalent
Display all files in all user areas and all drives	DIR *.* \$AD	No equivalent
	DIR *.ASM	DIR *.ASM
Send directory output to LST: device (printer)	DIR *.* \$P	No equivalent
	DIR *.* \$F	No equivalent
	ERA DU:afn ERA DU:afn V	ERA D:afn No equivalent
Rename file	REN DU:ufn=ufn2	REN D:ufn=ufn2
	REN DU:ufn=ufn2	No equivalent
Print file on console Without paging	TYPE DU:ufn P	TYPE D:ufn
	TYPE DU:ufn	No equivalent
	LIST DU:ufn	No equivalent
Save memory into file with overwrite warning	SAVE n DU:ufn	No equivalent
	SAVE nH DU:ufn	No equivalent
	SAVE n DU:ufn S	No equivalent
	SAVE nH DU:ufn S	
Load file anywhere into memory	GET adr DU:ufn	No equivalent
Call subroutine anywhere in memory	JUMP adr	No equivalent
Change disk	D:	D:
Change user	U:	USER n
	DU:	No equivalent

#### 3.4.2 CP/M Utility Programs

Included with the Little Board are nine standard CP/M utility programs.

- STAT.COM Status of disk and other I/O devices
- PIP.COM Permits single or multiple disk-to-disk file transfers
- DDT.COM Dynamic Debugging Tool. Standard CP/M debugger
- ASM.COM Standard assembler for 8080 instructions
- LOAD.COM Converts a .HEX file output by the ASM program to an executable .COM file
- ED.COM Standard CP/M line-type editor
- SUBMIT.COM Permits execution of multiple commands and parameters stored in a disk file
- XSUB.COM Same as SUBMIT.COM but extended to include line input to programs
- DUMP.COM Permits display of a file in hexadecimal values

#### 3.4.3 IOBYTE Implementation

The IOBYTE is used by the STAT utility to assign logical I/O devices to physical I/O devices. Table 3-2 lists the standard CP/M logical/physical device assignments and choices.

Logical Device	Physical Device Choices	Default
CON:	CRT: or TTY:	CRT:
RDR:	TTY: (input)	TTY:
PUN:	TTY: (output)	TTY:
LST:	CRT: or TTY: or LPT:	LPT:

Table 3-2. Logical-to-Physical 1/0 Assignments

The three I/O ports (physical devices) are assigned in the following way:

- Serial Port A is the CRT: device
- Serial Port I is the TIY: device
- Parallel Printer Port is the LPT: device

This IOBYTE implementation permits the use of either of the two serial ports as the console port. For example, using Serial Port B as the console port (CON:=TTY:), Serial Port A's high baud rates can be used with the LST: device port (LST:=CRT:).

The CONFIG utility program can be used to set the cold-boot defaults. For example, Serial Port B can be assigned, through CONFIG, as the main console at cold-boot. In the same fashion, either Serial Port A or  $\blacksquare$  can be assigned as the list device rather than the parallel output port.

Optionally, you can use the STAT utility program. For your convenience, here are some examples (each followed by RETURN):

STAT	CON:=TTY:	Assigns	the	console to Serial Port I
STAT	LST:=TTY:	Assigns	the	list device to Serial Port 💵
STAT	CON:=CRT:	Assigns	the	console to Serial Port A (default)

#### 3.5 AMPRO SUPPLIED UTILITIES

There are eight additional utility programs supplied with the Little Board. The following paragraphs discuss each one.

- AMPRODSK.COM used to copy, format, and verify disks.
- SYSGEN.COM used to write the AMPRO CP/M operating system onto a disk.
- MULTIDSK.COM provides compatibility with other computers' disk formats.
- CONFIG.COM provides for modification or setting of your system's BIOS according to your particular requirements.
- DIR.COM permits displaying contents of disk directories. Public domain program, used with permission.
- UNERA.COM permits recovery of files deleted (ERAsed) from disk. For use with ZCPR3. Public domain program, used with permission.
- STARIUP.COM permits execution of multiple commands each time STARIUP is executed. For use with ZCPR3. Public domain program, used with permission.
- MULTIFMT.COM permits formating disks using non-AMPRO formats.
- SWAPCOPY.COM permits copying disks using only one disk drive.
- MOVCPM.COM Configures the operating system for a user-definable memory size, using the standard CCP.
- ZMOVCPM.COM Configures the operating system for a user-definable memory size, using the ZCPR3 enhancement.

Each utility is self-prompting. Each parameter or choice of commands is displayed on the screen as needed. The following descriptions include the screen prompts and options. User input is <u>underlined</u>.

#### 3.5.1 AMPRODSK Utility

This utility permits disk-to-disk copying, disk formatting, and disk verification. To run this program simply type

#### AMPRODSK < RETURN>

The program will display a sign-on message followed by

COPY, FORMAT, VERIFY: (C, F OR V) Press (ESC) or ^C to exit.

At this point, enter one of the three letters requested. If disk copy is desired, enter 'C' with no carriage return. The following dialog is an example of the disk copy program:

COPY creates a duplicate of a disk.

Source drive? (A, B, C or D) A

Place source disk on drive A

Press (RETURN) to continue, (ESC) to guit: (RETURN)

Destination drive? (A, B, C or D) B

Place destination disk on drive B

Press (RETURN) to continue, (ESC) to guit: (RETURN)

At this point, the system will alternately display "Reading Track xx Side y" with "Writing Track xx Side y".

If the copy is successful, the above line will be replaced with "COPY complete" and continue with "Verify Track xx Side y".

If the verify operation is successful, this will be replaced with "VERIFY complete", and return to the initial AMPRODSK command line.

To Format a disk, respond to the command line with the letter F. The following dialog illustrates the disk formatting process:

FORMAT prepares a fresh disk for data or program storage.

Destination drive? (A, B, C or D) B

Formats Available:

1. Single side 48tpi

- 2. Double side 48tpi
- 3. Single side 96tpi
- 4. Double side 96tpi

Choose one (1, 2, 3, 4) 2

Place destination disk on drive B

Press <RETURN> to write, any other key to abort. <RETURN>

Format Track xx Side y

If the format operation is successful, this line will be replaced by "FORMAT complete".

Next, disk verification will occur, displaying

Verify Track xx Side y

If verification is successful, this line will be replaced with "VERIFY complete", and then the AMPRODSK command line.

To simply verify a disk, enter the letter V or v. The following dialog illustrates the verification process:

VERIFY checks the reliability of data on a disk.

Destination drive? (A, B, C of D) A

Verify Track xx Side y

If the verification is successful, this line will be replaced with "VERIFY complete", and then the AMPRODSK command line. The Verify operation only reads the disk information; no writing occurs. In reading a disk, the computer can check the overall integrity of data contained in each disk sector. This is done by comparing the error-detection code (CRC), calculated during the read, with the code read from the disk sector. If the two do not match, that sector is bad.

#### 3.5.2 SYSGEN Utility

This program permits writing the CP/M operating system to the disk system tracks. The source for this operation is either a memory image of the system, or the system tracks on a disk. Execute the SYSGEN.COM program by typing

#### SYSCENKRETURN>

the console should display a short sign-on message, then

Source Drive? (A, B, C or D)

When a drive letter is entered, the system will respond with

Place Source on n, then type (RETURN)

Place the Source disk in the selected drive and press RETURN. Next, the Destination is requested

Destination Drive? (A, B, C or D)

Enter a drive letter, but NOT the same as the Source, then RETURN. The Destination prompt

Place destination disk on y, then type (RETURN)

will be displayed. If RETURN only is entered, SYSGEN will abort, and exit to CP/M. Otherwise, the operating system will be written on the system tracks of drive y.

After each operation, SYSGEN will request a new destination disk. As many disks as desired can be SYSGENed. When finished, simply type RETURN instead of a drive letter. Also, see Section 3.6.

#### 3.5.3 MULTIDSK Utility

The MULTIDSK utility program provides compatibility with 5 1/4-inch disk formats written by machines other than AMPRO. MULTIDSK permits the assignment of any system drive as drive "E" (Emulation). This utility is self-prompting. The following example illustrates assigning drive B access as drive "E". To run MULTIDSK.COM, simply type

#### MULTIDSK<RETURN>

The program will display some sign-on messages then request

Which drive do you wish to use as the "E" drive? (A,B,C or D) B

When the drive designator is entered, the main menu will be displayed next:

MULTIDSK MAIN MENU

1 - Single Sided 48 TPI Menu 2 - Double Sided 48 TPI Menu 3 - 96 TPI Menu

<BSC> - Boit to CP/M

Drive B Selected as the "E" Drive. Select 1, 2, 3 or <ESC> to Exit: 1

To select a single-sided, 48 tpi menu, enter 1. The following final menu will be displayed. To select the IBM (CP/M 86) format, simply enter H.

These formats require a single or double sided 48 tpi drive.

SINGLE SIDED 48 TPI MENU

A - ACTRIX (ACCESS)	K - MORROW MD2
- DEC VT180	L - NEC PC8001A
C - HEATH/ZENITH 100	M - OSBORNE 1
D - HEATH/ZENITH 89 SD	N - OSBORNE 2
E - HEATH/ZENITH 89 DD	0 - TI Pro (CP/M 86)
F - HEATH/ZENITH 89 XD	P - TRS80-1 w/OMIKRON
G - HEATH W/MAGNOLIA	Q - TRS80-3 W/MEM MERCHANT CP/M
H - IBM (CP/M 86)	R - TRS80-4 w/MONTEZUMA CP/M
I - KAYPRO II	S - XEROX 820-I
J - LOBO MAX80	T - XEROX 820-II

(ESC) - Return to Main Menu

Select a format or <ESC> to Main Menu: H

Drive B is now an IBM SSDD (CP/M 86) drive when you call it "E".

With drive "E" assigned as an IBM (CP/M 86) format drive, each time "E" is accessed, only disks with the selected format can be read or written. Each time the drive is accessed as "B", it is AMPRO-compatible only.

### NOTE

96 tpi drives cannot be used with 48 tpi formats, and vice versa.

#### 3.5.4 MULTIPMT Utility

MULTIFMT provides the option to format or verify disks having formats other than the AMPRO format. To read or write disks formatted in this way, use the MULTIDSK utility program described above. To run MULTIFMT, type

#### MULTIFMT<RETURN>

The system will display a sign-on message then request:

FORMAT or VERIFY? (F or V) Press (ESC) or (RETURN) to exit.

To format a disk, enter "F". The system will respond with:

FORMAT prepares a fresh diskette for data or program storage.

Destination drive? (A, B, C or D)

Select the desired drive by entering the appropriate drive designator. The system will respond with a list of available formats similar to the following:

Formats Available:

48 TPI FORMATS (48 tpi Drive Required)

A - H/Z89SSDDG - KAYPRO II SSDDB - H/Z89DSDDH - MORROW MD2 SSDDC - H/Z89SSXDI - MORROW MD3 DSDDD - H/Z89DSXDJ - OSBORNE 2 SSDDE - H/Z100SSDDK - TRS80-3 W/MEM MERCH CP/M SSDDF - H/Z100DSDDL - TRS80-4 W/MONTEZUMA CP/M SSDD

96 TPI FORMATS (96 tpi Drive Required)

M	-	DEC RAINBOW	SSDD	6	-	H/Z	89	DSDD
N	-	EAGLE IIE-2	SSOD	Q	-	H/Z	89	SSXD
0	-	H/Z 89 SSDD		R	-	H/Z	89	DSXD

Choose one or <ESC> to Restart:

Place destination disk in Drive X (where "X" is the selected drive)

Press <RETURND to FORMAT, any other key to abort.

When RETURN is pressed, the disk will be formatted then verified. If for some reason verification fails, an appropriate error message will be displayed, then return to the initial command choice message.

# NOTE

96 tpi drives cannot be used with 48 tpi formats, and vice versa.

#### 3.5.5 CONFIG Utility

CONFIG.COM permits you to set most of your system's parameters, either temporarily or permanently. The program includes a menu of system functions. Each function is selected by choosing a number from the menu. CONFIG will then display parameters whose values can be changed. The following is a sample display of the CONFIG displays. First, sign-on messages, then:

View parameters from Memory or from Disk? (M or D)

Enter either M or D. If U is entered, the following prompt will appear:

Which disk shall you read from? (A, B, C or D)

After entering either M or D, the system will display a Configuration Table as follows:

#### Configuration Table:

Parameter:	Currently:	
<ol> <li>Terminal</li> <li>Printer</li> <li>Max. Drives</li> <li>Step Rate</li> <li>Autocommand</li> </ol>	Serial Port A Parallel Port 2 30 milliseconds startup	
6. Serial Port A configuration	data bits stop bits parity baud rate hand shake	8 1 even 9600 no
7. Serial Port B configuration	data bits stop bits parity baud rate hand shake	8 1 even 300 no

Any (more) changes? (1 through 7 or No)

To select a parameter to change, enter a number from 1 through 7. CONFIG is self-prompting. Simply enter the requested response. If a particular value is not to be changed, enter <RETURN> only. When each item is finished, a new Configuration Table will be displayed, showing the current values and functions. If no further changes are to be made, simply enter N, n, or <RETURN>.

You will now have the opportunity to store the changes in memory, to disk, or both:

Install changes in Memory or on Disk? (M or D) Any other key exits the program.

For example, you might want to enter M to test new system parameters, without affecting the disk system tracks. This prompt will repeat until any key other than M or D is pressed. If D is selected, enter the drive designator when requested. The next time the system is booted, the new system parameters will be used.

#### 3.5.6 DISK7 Utility

DISK7 provides disk file manipulation, disk-to-disk file copy, viewing text file contents, and several other handy disk operations. The following is an example of the DISK7 sign-on display.

DISK	7.7 File Manipulat	tion Program 02/11	/84
C - Copy file	D - Delete file	F - Forward 22	G - Group copy
J - Jump to fn.ft	L - Length of file	N - New DIRectory	P - Print text
R - Rename file	S - Stat of disk	T - Tag file	U - Untag file
V - View text	X - Exit to CP/M	<sp> advances curso</sp>	ur — B backs up

8k bytes free on DIRectory A:

A: AMPRODSK.COM :

To use this program, simply enter the letter representing the desired function. Other items are requested by the program as needed. While DISK7 is running, you can select a new directory and user area, including drive E (foreign formats). In a single drive system, this allows viewing of files on a disk not containing DIR.COM. While DISK7 is running, disks can be swapped freely. This can be done using the  $\blacksquare$  (new directory) command each time a disk is changed.

#### 3.5.7 DIR Utility

The DIR program replaces the usual CP/M intrinsic DIR command, and provides additional capabilities. Both ambiguous (wild-card specifiers) and unambiguous filenames and types can be specified as in standard CP/M. However, there are trailing parameters preceded by a dollar sign (\$), which extend the DIR.COM capabilities. Here are some examples of DIR use.

DIR	Display all files
DIR *.* \$A	Display all files in all user areas of current disk
DIR *.* \$D	Display all files on all drives in current user area
DIR *.* \$AD	Display all files in all user areas and on all drives
DIR *,ASM	Display all .ASM files
DIR *.* SP	Send directory to LST: device (printer)
DIR *.* \$F	Create a file containing directory contents (SD.DIR)

The \$-suffixes can be combined to provide further usefulness.

#### 3.5.8 STARTUP Utility

STARTUP provides the capability of executing multiple commands per command input line each time STARTUP itself is executed. The CONFIG utility provides for a single input command to be executed upon power-up. By using STARTUP as the power-up command, multiple commands or commands with trailing parameters can be executed at RESET or power-up. This utility is self-prompting. To enter a new command line, type

#### STARTUP S<RETURN>

Typing a question mark (?) displays a list of commands to which STARTUP responds:

STARTUP, Version 1.4
STARTUP Setup Command (?=Help)? ?
Setup Mode Commands are -C -- Define STARTUP Multiple Command Line
D -- Display STARTUP Values
X -- Exit and Optionally Rewrite STARTUP
STARTUP Setup Command (?=Help)?

When you enter "X", you can rewrite STARTOP.COM with a new command line, and even a .COM file with a different filename. Several different command files, each generated through STARTOP can be used to execute various command lines. This provides a simple method for execution of lengthy or often used command sequences.

#### 3.5.9 SWAPCOPY Utility

SWAPCOPY provides the means to transfer files from one disk to another using only one floppy disk drive. You can copy from A to A (same AMPRO format), A to E, or  $\blacksquare$  to A (differing formats). The destination disk must be already formatted. SWAPCOPY expects a filename argument which can either be ambiguous (using the ? and \* characters) or not. To run SWAPCOPY, type

SWAPCOPY filename<RETURN>

SWAPCOPY *.COM <return></return>		copies all COM files to destination disk
SWAPCOPY *.* <return></return>		copies all files to destination disk
SWAPCOPY MYFILE.* <retur< td=""><td>ND</td><td>copies all versions (types) of files named MYFILE to destination disk</td></retur<>	ND	copies all versions (types) of files named MYFILE to destination disk

SWAPCOFY prompts you to insert the SOURCE disk, then stores as much of the source file(s) into memory as possible.

SWAPCOFY then prompts you to insert the DESTINATION disk. You now remove the source disk and insert your destination disk.

With your DESTINATION disk in the drive (double check), press RETURN. The program will now write the file(s) stored in memory onto the destination disk.

If the program is finished copying, it will prompt you for the SYSTEM disk. If further copy operations are necessary, the program will prompt you for the SOURCE disk again.

#### 3.5.10 UNERAse Utility

UNERAse permits recovery of accidentally deleted files. This program will work only if no write operations have been performed since the file or files were accidentally deleted. ANY write operation can destroy the information used by UNERAse to restore deleted files. To execute UNERA.COM, type

UNERA filename.typ

Specified filenames can be either ambiguous or unambiguous;

UNERA *.BAK	Recovers all .BAK type files
UNERA MYFILE.*	Recovers all MYFILE.typ files, including
	MYFILE without .typ specifier

For  $\equiv$  help screen, type

UNERA<RETURN>

#### 3.6 GENERATING DIFFERENT SYSTEMS

The Little Board computer is supplied with both the standard CCP and ZCPR3. Your system disk contains these in two files: MOVCPM.COM and ZMOVCPM.COM respectively. ZCPR3 is the default module. Should you wish to have a standard CP/M version 2.2 system (using the CCP), use the following procedure:

Type the following command

MOVCPM 61 \*<RETURN>

The system will respond with

CONSTRUCTING 61k CP/M vers 2.2 READY FOR "SYSGEN" OR "SAVE 41 CPM61.COM" A0>

At this point, the system image is stored in memory. Using SYSGEN, you can write the new system on the disk system tracks

#### SYSGEN (RETURN)

When SYSGEN requests the Source drive, respond with RETURN only. When SYSGEN requests the Destination drive, enter the appropriate drive designator as in the above example.

Another method that can be used is to save the system image on disk as a .COM file. Using MOVCPM or ZMOVCPM (for ZCPR3 systems) as shown above, type

#### SAVE 41 CPM61.COM

CIC.

#### SAVE 41 ZCPM61.COM

Generating a system of your choice or for a particular need is simply a matter of typing

#### SYSGEN CPM61.COM<RETURN>

or

#### SYSGEN ZCPM61.COM<RETURN>

Using this method, SYSGEN responds only with a request for the Destination drive. This also permits changing from CCP to ZCPR3, or vice versa, with relative ease.

#### SECTION 4

#### PROGRAMMING INFORMATION

#### 4.1 INTRODUCTION

This section discusses some of the programming techniques and peripheral device register addresses and requirements. Programming most devices is straight forward. However, the Floppy Disk Interface is relatively complex to program; it is not recommended that you attempt to write custom floppy disk routines. For more complete information on device functions not covered here, refer to the data sheets in Appendix B.

#### 4.2 Z80A CPU

The Z80A 8-bit CPU operates at a 4.00 MHz clock rate. No wait states occur during RAM access; one wait state for each EPROM access.

In this configuration, the CPU non-maskable interrupt (NMI) input is not connected, only maskable interrupts can occur. All maskable interrupt modes are supported. The Z80A's interrupt priority daisy chain is fully implemented, with the following prioritization:

• The CTC device has the highest interrupt priority, with each channel sub-prioritized:

Channel 0 is highest, channel 3 the lowest.

• DART Channel A

• DART Channel B (lowest)

The FDC is indirectly included in the priority chain through the CTC Channel 3 (described later). In addition, the parallel printer port is also indirectly included in the interrupt priority chain. The parallel port BUSY input is connected to the DART RIB input.

#### 4.3 MEMORY

When the EPROM enable bit in the Board Control Register (BCR) is low, the 4k EPROM is enabled in the lower 32k bytes of RAM. Note that when the EPROM is enabled, the EPROM contents are repeated eight times in lower memory. When the EPROM enable bit in the BCR is high, the EPROM disappears, leaving 64k bytes of RAM.

#### 4.4 BOARD CONTROL REGISTER

An eight bit register located at I/O address 00H, is used to control a few main system functions (see Figure 4-1):




Figure 4-1. Board Control Register Programming.

On power up or RESET, all bits in the BCR are automatically cleared.

#### 4.5 COUNTER/TIMER CIRCUIT (CRC)

The CTC device contains four independent counter/timers addressed at the I/O locations shown in Table 4-1:

Address	CTC Channel
40H	0
50H	1
60H	2
70H	3
All Channels are read/write	

Table 4-1.	CIC Regis	ter Addresses
------------	-----------	---------------

The CTC master clock is the 4.00 MHz system clock. The Clock input for the counters is a 2.00 MHz clock. Each of the four addresses is both a read and a write register representing one of the CTC channels. It is through these locations that the CTC is programmed.

#### 4.5.1 CIC Channel Functions

The Little Board CTC has the following assigned channel functions and options:

- CTC Channel 0: Baud rate generator for DART Channel A. The CLK/TRG input for this channel is connected to 2.00 MHz. This channel can be used in either the Counter or Timer mode to generate a full range of baud rates.
- CTC Channel 1: Baud rate generator for DART Channel B. The CLK/TRG input for this channel is connected to 2.00 MHz. This channel can be used in either the Counter or Timer mode to generate a full range of baud rates.
- CTC Channel 2: Not used for hardware functions. The CLK/TRG input for this channel is inactive. This channel is available in the Timer mode, for applications software.
- CTC Channel 3: Can be used as an optional interrupt for the FDC logic. The CLK/TRG input is connected to the FDC interrupt output signal. If FDC interrupts are desired, program this channel in Counter mode, with a count of 1, triggerable on a rising edge. Each time the FDC outputs its interrupt signal, CTC Channel 3 will cause a system interrupt. The Little Board standard BIOS does not support this channel.

#### 4.6 SERIAL I/O PORTS

A 280 DART device is primarily used as the interface for the Little Board's two serial I/O ports. In addition, three of the DART I/O signals are used for other interfaces.

The DART internal registers are accessed through four, non-consecutive I/O addresses. Each register is both read and write. In order to correctly read the DART external status signals (CTS, RI, DCD, etc), a Reset External Status command must first be sent to the DART channel.

Table 4-2.	DART	Register,	<b>I/O</b>	Addresses.
------------	------	-----------	------------	------------

Address	Function		
80H	Channel A, Data		
84H	Channel A, Control		
88H	Channel B, Data		
8CH	Channel B, Control		

### 4.6.1 Channel A Signals

DART Channel A input/output signals are defined in Table 4-3. Note that the high/low baud rate select for Channel A uses the DTRA signal.

Signal Name	DART Pin	Function
Transmit Data Receive Data Handshake Out Handshake Input Data Clock	TXDA RXDA RTSA CTSA RXCA, TXCA	output to RS232C input from RS232C output to RS232C input from RS232C input from CTC ZC/TCO pin
Additional function: Low Baud Select	DTRA	Serial Port A baud rate mode

Table 4-3. DART	Channel A	Signal	Definitions.
-----------------	-----------	--------	--------------

### 4.6.2 Channel B Signals

DART Channel B input/output signals are defined in Table 4-4. Note the additional functions.

Table	4-4.	DART	Channel	В	Signal	Definitions.
-------	------	------	---------	---	--------	--------------

Signal Name	DART Pin	Function
Transmit Data Receive Data Handshake Out Handshake Input Data Clock	TXDB RXDB RTSB CTSB RXCB, TXCB	output to RS232C input from RS232C output to RS232C input from RS232C input from CTC ZC/TCl pin
Additional Functions: Drive Ready Printer BUSY*	DCDB RIB	input from FDC interface input from printer interface

### 4.7 BAUD RATE GENERATION

Both serial ports use signals output by the CTC for baud rates up to 9600. This is accomplished by setting the associated CTC channel to Counter mode, programming the required CTC channel time constant, and programming the DART channel prescale factor (16, 32, or 64).

Channel A, however, can be programmed to use a separate 615.385 kHz signal for its input. This produces baud rate signals of 9600, 19.2k, and 38.4k baud. When the DART DIRA output is active, Channel A is in the low speed mode. When DIRA is inactive, Channel A is in the high speed mode.

### 4.7.1 Below 9600 Baud

Serial port A baud rate is determined by CTC channel 0, and serial port B baud rate is determined by CTC channel 1. Program each CTC and DART channel as shown in the following tables (see data sheets in Appendix B).

CTC Interrupt	Disable	
CTC Mode	Table 4-6	
CTC Prescaler	*16	
CTC CLK/TRIG edge	Either	
CTC Timer Trigger	*Set to automatic	
CTC Time Constant	Table 4-6	
DART Scale Factor	Table 4-6	
* are don't care in Counter mode		

Table 4-5. CTC and DART Modes.

Table 4-6. CTC and DART Program Values

Desired Baud Rate	CTC Time Constant	CTC Channel Mode	DART Scale Factor	Actual Baud Rate
9600	13	Counter	16	9615
4800	26	Counter	16	4808
2400	52	Counter	16	2404
1200	104	Counter	16	1202
600	208	Counter	16	601
300	208	Counter	32	300
110	142	Timer	16	110

To use this method of baud rate selection, DART Channel A DTRA output must be set active (DTRA = 1).

### 4.7.2 Above 9600 Baud

To select the high baud range, the DTRA output must be cleared (0), and CTC Channel 0 turned off with a software reset. The values shown in Table 4-7 represent the required DART Scale Factor to be written to the DART. For complete details on DART programming, see the data sheet in Appendix B. To program DART Channel A for the higher baud rates:

CTC Channel 0 Programming:	Must be issued a Software Reset
	(write a 03H byte as a control
	word to CTC Channel 0)
DART DIRA Signal:	Cleared (DTRA=0)
DART Scale Factor:	Table 4-7

4-5

Table 4-7. High Baud Rate DART Settings

Desired	DART Scale	Actual
Baud Rate	Factor	Baud Rate
38400	16	38462
19200	32	19230
9600	64	9615

### 4.8 FLOPPY DISK INTERFACE

A Western Digital WD1770 Floppy Disk Formatter/Controller (FDC) occupies I/O addresses COH thru C7H. Since the A2 address line is connected to the R/W\* input of the WD1770, read and write registers in the FDC occupy unequal addresses (this differs from the WD1770 data sheet description).

The Little Board floppy disk interface is relatively complex to program. It is not recommended that you attempt to write custom routines. The following information is for reference only.

Address	Function	Read/Write
C0H C1H C2H C3H C4H C5H C5H C6H C7H	Command register Track register Sector register Data register Status register Track register Sector register Data register	Write Write Write Read Read Read Read

### Table 4-8. WD1770 Register Addresses

Table 4-9. Additional Interface Signals

Interface Signal	Source/Destination		
Drive select 4	BCR, bit 3, output		
Drive select 3	BCR, bit 2, output		
Drive select 2	BCR, bit 1, output		
Drive select 1	BCR, bit 0, output		
Drive Ready	DART DCDB input		

#### 4.9 PARALLEL PRINTER PORT

The parallel interface supports eight data bits (DI - D8), a Data Strobe, and a printer Busy signal. With the exception of Busy, these signals are accessed as shown in Table 4-10.

Table	4-10.	Parallel	Printer	Port	I/0	Addresses
-------	-------	----------	---------	------	-----	-----------

Address	Function	
01H	8-bit data register written to by CPU. CPU data bit 0 = printer D1 through bit 7 = printer D8.	
02H	A write to this address sets the data strobe flip-flop.	
03H	A write to this address clears the data strobe flip-flop.	

The Data Strobe flip-flop is automatically cleared (Data Strobe = 0) upon power-up or RESET.

The printer Busy signal is connected to the DART RIB input; the DART Channel B status register must be read for RIB status. In order to correctly read the state of the printer Busy signal, DART Channel B must first be sent a Reset External Status command. Note also that the sense of this signal is inverted: if Busy = 1, RIB detects a low (inactive) state. Conversely if Busy = 0, RIB detects a high (active) state.

#### SECTION 5

#### THEORY OF OPERATION

#### 5.1 INTRODUCTION

This section provides more detailed information on the Little Board theory of operation. No information on the internal operation of the LSI components is included. Please refer to the manufacturers' data (listed in Appendix B) for specific details. Figure 5-1 is a block diagram of the Little Board.




Figure 5-1. Little Board Block Diagram

#### 5.2 CPU, MEMORY, AND TIMING

The main system time base is provided by a 16MHz oscillator module. A binary counter is used to provide three system clocks: 8MHz, 4MHz, and 2MHz. The 4MHz signal is used by the Z80A, Counter Timer Circuit (CTC), and Dual Asynchronous Receiver/Transmitter (DART) devices. The 8MHz signal provides the clock input to the WD1770 Floppy Disk Controller (FDC).

The 280A interrupt "daisy chain" is implemented in accordance with the standard Zilog protocol, using the peripheral devices' Interrupt Enable Input and Interrupt Enable Output signals. The FDC interrupt signal is used as the trigger input to the CTC channel 3, thereby allowing the CTC to function as an interrupt controller for the FDC. DART Channel B RIB input is connected to the printer port BUSY signal. This permits the DART to serve as an interrupt controller for the printer port.

All control signals for the 64k dynamic RAM are derived from the system's 4 and 8MHz clocks and the Z80A refresh signal. RAM devices with access times up to 200 nS can be used.

When a memory read or write occurs with address line Al5 set to one, and bit 6 of the Board Control Register is set to zero, memory address decoding logic selects the EPROM rather than RAM. In addition, a wait state generator becomes active whenever the EPROM is selected, permitting the use of EPROM device access times up to 450 nS.

A pair of two-to-four demultiplexers decode the device select addresses for all of the Little Board's I/O devices. The minimum number of address lines necessary to generate the seven required I/O device select lines is decoded. Table 5-1 shows the device select addresses in binary.

The Board Control Register (BCR), consisting of an octal output latch, is used primarily to control several functions associated with the floppy disk controller. One bit in the BCR also serves to enable or disable the EPROM device. The BCR is cleared by the board's RESET signal, selecting the EPROM at power-up or when the RESET signal is active.

Device Select	I/O Address (Binary)
Board Control Register Parallel Port Data Latch Parallel Port Strobe Set Parallel Port Strobe Clear CTC DART FDC Unused, available to user Unused, reserved	000XXX00 000XX01 000XXX10 000XXX11 01XXXXXX 10XXXXXX 10XXXXXX 11XXXXXX 0011XXXX 0010XXXX

Table 5-1. I/O Device Addresses

### 5.3 SERIAL I/O PORTS

The two channels of the Z80A DART are provided with a wide range of baud rates from the CTC device. Channel A of the DART has a second baud rate clock source (615.385kHz), which is obtained by dividing the 16MHz system clock by 104. This provides serial channel A with two additional baud rates: 19,200 and 38,400 baud, as well as 9600 baud. Baud rate selection is accomplished by programming the CTC time constants, selecting the CTC channel mode (counter or timer), programming the DART prescale factor (16, 32, or 64), and, for serial I/O channel A, selecting either the high or low speed baud rate source.

DART RTSA and RTSB output signals generate each channel's output handshake signal. Several of the DART's input and output signals are used for other purposes:

- DIRA is used to select between high and low baud rate modes for serial I/O channel A.
- DCDB is used by the floppy disk interface.
- RIB is used by the parallel I/O port.

RS232C signal levels are converted to and from TTL levels by a 75188/1488 line driver, and a 75189/1489 line receiver. An on board -12 volt DC-to-DC converter provides the -12VDC power for the line driver.

### 5.4 PARALLEL I/O PORT

An octal D-latch with a 24mA current sinking capacity is used to drive the eight parallel printer port data lines. There are two handshaking signals: Data Strobe output, and Busy input.

The Data Strobe output is generated by a flip-flop which is set and reset by software. This permits software controlled timing of data relative to strobe, and strobe polarity. An open collector provides the Data Strobe output.

A schmit-trigger buffer conditions the printer Busy input, which is sensed by the RIB input of the DART.

#### 5.5 FLOPPY DISK INTERFACE

Nearly all of the logic required for the floppy disk interface is provided by the WD1770 Floppy Disk Controller (FDC) device. Only the drive and sideselection and interface input signal buffering require additional devices.

The Board Control Register is used to set the state of the four drive select lines, the side select line, and the WD1770 density select input.

A schmit-trigger buffer is used to condition the floppy disk interface Ready input, which is connected to the DART DCDB input signal. This can be optionally used with floppy disk drives that provide this signal.

### APPENDIX A


# COMPONENT LOCATIONS AND PARTS LIST

# LITTLE BOARD PARTS LIST

ASSEMBLY: A600	001 - 801	REV:	А	DATE: 2/03/84
REF	PART NUMBER	QTY		DESCRIPTION
				# ****
	43 DO010_010	1		BRD, PC-AMPRO-SER 1 CPU CAP CER .1UF +80%-20% 50V CAP ELC 10UF 20% 25V DIODE 1N4148 CONN HEADER 4POS SIL RT/AG CONN HEADER 26POS .100-DC STR CONN HEADER 6POS SIL RT/AG
	43-00010-010 00 00012 010	31		CAP CER .1UF +80%-20% 50V
C1		4		CAP FLC 100F 20% 25V
C2		1		DIADE 1N4148
CR1		1		CONN HEADER 4POS SIL RT/AG
J1	34-00093-010 74 00095 010	1		CONN HEADER 26POS .100-DC STR
JZ	34-00003-010	2		CONN HEADER 6PDS SIL RT/AG
J3,4	34-00085-010 34-00082-010 34-00083-010	2	1	CONN HEADER 6PDS SIL RT/AG CONN HEADER 4POS SIL RT/AG
J5	34-00083-010	1		CONN HEADER 2POS SIL .100-00
J7	34-00004-010	1 2		CONN SHINT 2POS .100-00
JY (REF)	34-00031-010	2		RES CE 1K 05% 1/4W
R1,5	71-00003-010	2		RES CE 4700 05% 1/4W
R2,6	71-00007-010	2		RES CF 39 05% 1/4W
R5,4		2		RES PK 851P 7-4700 10%
RP1,4	75 DDD038_010	2		RES PK BSIP 7-1K 02%
RPZ,S		1		RES PK 851P 7-330 02%
RP5	F7-00037-010	1		IC 74LS169 (National or Fairchild)
	69-00101-010	1 1		HYBRID -12V CONV (ELPAC #CB3811)
02	30_00032_010	1.		CONN HEADER 2POS SIL .100-OC CONN SHUNT 2POS .100-OC RES CF 1K 05% 1/4W RES CF 470D 05% 1/4W RES CF 39 05% 1/4W RES PK 8SIP 7-470D 10% RES PK 8SIP 7-1K 02% RES PK 8SIP 7-33D 02% IC 74LS169 (National or Fairchild) HYBRID -12V CONV (ELPAC #CB3811) OSC 16.000MHZ 43 to 47 TO -12V4/-0.5% IC 280A CPU IC 280A CPU
0.3	69-00011-010	1		IC ZBOA CPU
UA (PFF)	34-00006-010	1		IC SOCKET 40POS D/W
	67-00034-010	1		IC 74LS273 OCTAL D FIF
116	69-00019-010 *	1		IC 280A-CTC
117	69-00020-010	1		IC ZBOA-DART
UB	65-00004-010	1		IC 1488
119	67-00006-010	1		HYBRID -12V CONV (ELPAC #LB3811)         OSC 16.000MHZ $13 to 47 to -12\sqrt{4}/-0.5\%$ IC Z80A CPU $0 to 25 mA$ IC SOCKET 40POS D/W $0 to 25 mA$ IC 74LS273 $0 CTAL D F/F$ IC 280A-CTC       IC 280A-DART         IC 1488 $0 CTAL D F/F$ IC 74LS374 $0 CTAL D F/F$ IC 74S163       SYNC 4-BIT BIN CTR., SYNC CLR         IC 2732 (PROGRAMMED: A75501-302) 350 aS       IC SOCKET 24POS D/W         IC 1489A $AM2732-1DC$ IC 1489A $0 CTAL D F/F$
U10	67-00043-010	1		IC 745163 SYNC 4-BIT BIN CTR., SYNC CLR
บาา	69-00014-010	1		IC 2732 (PROGRAMMED: A75501-302) 350 RS
U11 (REF)	34-00005-010	1		IC SOCKET 24PUS U/W AMZ732-1DC
U12	65-00005-010	- 1 -		IC 1489A
U13	67-00041-010	1		IC 74532 QUAD OR IC 7415139 DVAL Z: 4 DECODER
U14	67-00023-010	1		
U15	67-00009-010	1		
U16,26	67-00048-010	2		
U17	67-00015-010	1		
U18,27	67-00040-010	2		,
U19	57-00039-010	1		IC 74500 QUAD NAND IC 74LS157 QUAD 2:1 MUX
U20,29	67-00026-010	2		IC 4164
U21-24,30-33	69-00022-010	8		IC WD1770
U25	69-00081-010	1		TE 74502 AUAD NOR
U28	67-00104-010	1 1		IC 74LS244 OCTAL NON-INV BUFFER TRI-S
U34	67-00033-010	1		IC 74LS32 QUAD OR
บ35	67-00004-010	1		TO HARDOR AND A

TMS wuz here

A-l



see the process of the proceedings of the receiver of the process of the receiver of the

### APPENDIX B

### SUMMARY OF I/O PORTS AND CONNECTOR PINOUTS

The following figure and tables list the I/O port addresses, signals, and connector pinouts.

Bit	7	6	5	4	3	2	1	0
BCR	х	FEN	DDEN	SD1	DS4	DS3	DS2	DS1
BCR Bit	Sign	al		Funct	ion			
7	X		Not us	ed, da	n't ca	re.		
6	DISN		EPROM 1	*	, 0=en			er 32k
5	DDEN		Double	Densi				bled
4	SD1		Side 1					
3	DS4		Drive :	Select	4, 1	= sele	ct dri	ve
2	DS3		Drive :	Select	3, 1	= sele	ct dri	ve
1	DS2		Drive :					
0	DS1		Drive :	Select	1, 1	= sele	ct dri	ve

Figure B-1. Board Control Register

Table B-1. CTC Register Addresses

Address	CTC Channel	
40H 50H 60H 70H	0 1 2 3	
All Channels are write-only		

Table B-2. DART Register, 1/0 Addresses.

Address	Function				
80H	Channel A, Data				
84H	Channel A, Control				
88H	Channel B, Data				
8CH	Channel B, Control				

# Table B-3. DART Channel A Signal Definitions.

Signal Name	DART Pin	Function
Transmit Data Receive Data Handshake Out Handshake Input Data Clock	TXDA RXDA RTSA CTSA RXCA, TXCA	output to RS232C input from RS232C ouput to RS232C input from RS232C input from CTC ZC/TCO pin
Additional function: Low Baud Select	DTRA	Serial Port A baud rate mode

# Table B-4. DWRT Channel B Signal Definitions.

Signal Name	DART Pin	Function
Transmit Data Receive Data Handshake Out Handshake Input Data Clock	TXDB RXDB RTSB CTSB RXCB, TXCB	output to RS232C input from RS232C ouput to RS232C input from RS232C input from CTC ZC/TCl pin
Additional Functions: Drive Ready Printer BUSY*	DCDB RIB	input from FDC interface input from printer interface

### Table B-5. FDC Register Addresses

Address	Function	Read/Write
COH	Command register	Write
ClH C2H	Track register Sector register	Write Write
СЗН	Data register	Write
C4H C5H	Status register Track register	Read Read
Сбн	Sector register	Read
C7H	Data register	Read

Table	B-6.	Additional	Interface	Signals

Interface Signal	Source/Destination		
Drive select 4	BCR, bit 3, output		
Drive select 3	BCR, bit 2, output		
Drive select 2	BCR, bit 1, output		
Drive select 1	BCR, bit 0, output		
Drive Ready	DART DCDB input		

# Table B-7. Parallel Printer Port I/O Addresses

Address	Function					
01H	8-bit data register written to by CPU. CPU data bit $0 = printer Dl through bit 7 = printer D8.$					
02H	A write to this address sets the data strobe flip-flop.					
03н	A write to this address clears the data strobe flip-flop.					

Table B-8. Power Connector, J1.

Pin	Signal Name	Function
1	+12VDC	+12VDC +/- 5%
2	Ground	Ground return
3	Ground	Ground return
4	+5VDC	+5VDC +/- 5%

Pin	Signal Name	Function	Printer Signal Pins
1	DS*	Data Strobe to printer (low)	1
3	Data 1	LSB of printer data	2
5	Data 2	*	3
7	Data 3	:	4
9	Data 4	I	5
11	Data 5	:	6
13	Data 6	:	7
15	Data 7	:	8
17	Data 8	MSB of printer data	9
19	Not Used		
21	BUSY	Printer BUSY input to LBC	11
23	Not Used	-	· · · · · · · · · · · · · · · · · · ·
25	Not Used		
2-26	All even	Signal grounds	19-27 & 29

### Table B-9. Parallel Printer Cable Connections, J2.

# Table B-10. External Serial I/O Cable Connections, J3, J4.

Pin	Signal Name	Function	DB-25 Pin (DCE)
1 2 3 4 5 6	Ground Ground TxD HSO RxD HSI	Protective Ground Signal Ground Data Ouput Handshake Signal Out (Data Input Handshake Signal In	1 7 3 5 cts 2 20 dtr
Note: A	MPRO Cable P/1	N is A60005-001	

# Table B-11. Reset/Power-On Connector, J5.

Pin	Signal Name	Function
1	Ground	To LED Cathode
2	LED	To LED Anode
3	Ground	To one side of RESET switch
4	RESET	To other side of RESET switch

# Table B-12. Floppy Disk Interface Connections, J6.

Pin	Signal Name	Function
2	Not Used	
4	Not Used	
6	DRIVE SEL 4*	Drive Select 4 output
8	INDEX*	Index pulse input
10	DRIVE SEL 1*	Drive Select 1 output
12	DRIVE SEL 2*	Drive Select 2 output
14	DRIVE SEL 3*	Drive Select 3 output
16	MOTOR ON*	Motor on control output
18	DIR SEL*	Direction select output
20	STEP*	Step output
. 22	WRITE DATA*	Write data output
24	WRITE GATE*	Write gate output
26	TRACK 00*	Track 00 input
28	WRITE PRICT*	Write protect input
30	READ DATA*	Read data input
32	SIDE ONE*	Side select output
34	READY*	Drive ready input (option)
1 - 33	(all odd pins)	Signal grounds

### TABLE OF I/O PORTS

ADDRESS	INPUT/OUTPUT	FUNCTION
00H 01H 02H 03H 40H 50H 50H 70H 80H 80H 80H 88H 80H 80H 80H 61H 61H 62H 63H 63H 63H 65H 65H 66H 67H	Output Output Output Utput I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	Board Control Register Parallel Printer Data Register Parallel Printer Data Stobe Set Parallel Printer Data Strobe Clear CTC Channel 0 CTC Channel 1 CTC Channel 2 CTC Channel 3 DART Channel A Data DART Channel A Control DART Channel B Control MART Channel B Control FDC Command Register FDC Track Register FDC Sector Register FDC Status Register FDC Status Register FDC Track Register FDC Sector Register FDC Sector Register FDC Sector Register FDC Sector Register FDC Sector Register FDC Sector Register FDC Data Register FDC Data Register FDC Data Register FDC Data Register
Unambigue		addresses of the above ports are not This is discussed in the Theory of s publication.

### APPENDIX C

#### CP/M USER GROUPS

### AMPRO User Group Bulletin Board

Provides a focal point for dissemination of public domain software, and to exchange AMPROrelated hardware and software applications. The bulletin board is not owned by AMPRO Computers, but is provided and maintained by AMPRO users for the benefit of AMPRO users.

(408) 258-8128, 24 hrs/day, 7 days/week

300/1200 baud

CPMUG - The CP/M User Group 1651 Third Avenue New York, NY 10028

SIG/M - Special Interest Group for Microcomputers P.O. Box 97 Iselin, NJ 08830

PICONET (a CP/M user group) P.O. Box 391566 Mountain View, CA 94039-1566

New York Amateur Computer Club P.O. Box 106 Church Street Station New York, NY 10008

C-1

APPENDIX D

DATE STREES

### Z8400 Z80° CPU Central **Processing Unit**

# Zilog

# Product Specification

September 1983

ΙĿ

Features

- The instruction set contains 158 instructions. The 78 instructions of the 8080A are included as a subset; 8080A software compatibility is maintained.
- Eight MHz, 6 MHz, 4 MHz and 2.5 MHz clocks for the Z80H, Z80B, Z80A, and Z80 CPU result in rapid instruction execution with consequent high data throughput,
- The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers together with indexed and relative addressing result in the most powerful data handling capabilities in the microcomputer industry.
- The Z80 microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This system

may be daisy-chained to allow implementation of a priority interrupt scheme. Little, if any, additional logic is required for daisychaining.

8

G

- Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software through single-context switching, background-loreground programming, and single-level interrupt processing. In addition, two 16-bit index registers facilitate program processing of tables and arrays.
- There are three modes of high-speed Interrupt processing: 8080 similar, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
- On-chip dynamic memory refresh counter.




Figure 2. Pin Assignments

2001-0210. 0211

General Description

The 280, 280A, 280B, and 280H CPUs are third-generation single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second-and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be

reserved for very fast interrupt response.

The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power source. All output signals are fully decoded and timed to control standard memory or peripheral circuits, and it is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. 280 CPU Block Diagram

2001-0212

"Reproduced by permission #1983 Zilog, Inc. This material shall not be reproduced without the written consent of Zilog, Inc."

200 Micro- processor Family	The Zilog Z80 microprocessor is the central element of a comprehensive microprocessor product family. This family works together in	each of which has an 8-bit prescaler. Each of the four channels may be configured to operate in either counter or timer mode.
	most applications with minimum requirements for additional logic, facilitating the design of efficient and cost-effective microcomputer- based systems. Zilog has designed five components to pro-	The DMA (Direct Memory Access) con- troller provides dual port data transfer operations and the ability to terminate data transfer as a result of a pattern match.
	vide extensive support for the 280 micro- processor. These are:	The SIO (Serial Input/Output) controller offers two channels. It = capable of
	The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be configured	operating in a variety of programmable modes for both synchronous and asyn- chronous communication, including Bi-Sync and SDLC.
	to interface with standard parallel peripheral devices such as printers, tape punches, and keyboards.	The DART (Dual Asynchronous Receiver/ Transmitter) device provides low cost asynchronous serial communication. It has
	The CTC (Counter/Timer Circuit) features	two channels and a full modem control interface.

four programmable 8-bit counter/timers, Figure 4 shows three groups of registers

within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by ' {prime}, e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as backgroundforeground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.

The set management with the w

-

#### ATE REGISTER O

A ACCUMULATOR	F. FLAG REGISTER	A" ACCUMULATOR	P PLAD REGISTER
B GENERAL PURPOSE	G GENERAL PURPOSE	T GENERAL PURPOSE	C' GENERAL PURPOSE
D GENERAL FURPOLE	I GENERAL PURPOSE	D' DENERAL PURPOSE	E' GENERAL PURPOSE
N GENERAL PURPOSE	L GENERAL PURPOR	H" GENERAL PURPORE	L' . OEMERAL PURPORE

INTERMUT FUP-FLOPE STATUS OF MINEY AROUNTED 100 6792 -----INTERNOPTE DISABLED 84 - INTERNUPTE ENABLED SP STACK POINTER INTERMIPT MODE FLIP-FLOPE PC PROGRAM COUNTER INE: Mart. WHY VECTOR R NEWORY REPRESE A 9678




Figure 4. CPU Registers

Z80 CPU

Registers

IO CPU	Rej	plater	Size (Bim)	, Berearks
legisters	A, A'	Accumulator	8	Stores an operand or the results of an operation.
Continued)	F, F'	Flags	8	See Instruction Set,
	B, 8'	General Purpose	8	Can be used separately or as a 16-bit register with C.
	C, C'	General Purpose	a	See B, above.
	D, D'	General Purpose		Can be used separately or as a 16-bit register with E.
	E. E'	General Purpose	8	See D, above.
	H, H'	General Purpose	8	Can be used apparately or as a 16-bit register with L.
	L. L'	General Purpose	8	See H, above.
		,	•	Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B — High byte C — Low byte D — High byte II — Low byte H — High byte L — Low byte
	1	Interrupt Register		Stores upper eight bits memory address for vectored interrupt processing.
	R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Lower seven bits are automatically incremented and all eight are placed on the address bus during each instruction fatch cycle refresh time.
	DI	Index Register	16	Used for indexed addressing.
	TY	Index Register	16	Same as IX, above.
	SP	Steck Pointer	16	Holds address of the top of the stack. See Push or Pop in instruc- tion set.
	PC	Program Counter	16	Holds address of next instruction.
	IFF1-IFF2	Interrupt Enable	Flip-Flope	Set or reset to indicate interrupt status (see Figure 4).
	<b>DAFa-IMFb</b>	Interrupt Mode	Flip-Flope	Reflect Interrupt mode (see Figure 4).

#### Table 1. 280 CPU Registers

Interrupts: General Operation The CPU accepts two interrupt input signals: <u>NMI</u> and <u>INT</u>. The <u>NMI</u> a non-maskable interrupt and has the highest priority. <u>INT</u> a lower priority interrupt and it requires that interrupts be enabled in software in order to operate. <u>INT</u> can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, INT, has three programmable response modes available. These are:

Mode 0 — similar to the 8080 microprocessor.

- Mode 1 Peripheral Interrupt service, for use with non-8080/280 systems.
- Mode 2 a vectored interrupt scheme,
   usually daisy-chained, for use with Z80
   Family and compatible peripheral devices.

The CPU services interrupts by sampling the NMI and INT signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section. —

#### Interrupts: General Operation (Continued)

Non-Maskable Interrupt (NMI). The nonmaskable interrupt cannot be disabled by program control and therefore will be accepted at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power failure has been detected. After recognition of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routing.

Maskable interrupt (INT). Regardless of the interrupt mode set by the user, the 280 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (MI) cycle in which IORQ becomes active rather than MREQ, as in normal MI cycle. In addition, this special MI cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart instruction, which will initiate  $\blacksquare$  call to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the 280 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has a restart location of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the fower 8-bits and the contents of the I register as the upper 8-bits. This points to an entry in a table of addresses for interrupt orvice routines. The CPU then jumps to the routine at that address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several diferent types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte voctor, bit 0 ( $A_0$ ) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interstipt enable input line (IEI) and an interrupt Penable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwired to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The 280 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

**Interrupt Enable/Disable Operation.** Two flip-flops, IFF<sub>1</sub> and IFF<sub>2</sub>, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the 280 CPU Technical Manual and 280 Assembly Language Manual.

Action	1771	IFF <sub>2</sub>	Comments
CPU Reest	0	• 7	Maskable interrupt
DI instruction execution	0	0	Meekable interrupt INT disabled
El Instruction execution	1	1	Maakable interrupt INT enabled
LD A,I instruction execution	•		IFF2 - Parity flag
LD A,R instruction execution	•	*	$iFF_2 - Parity flag$
Accept NMI	0	IFF1	$IFF_1 \rightarrow IFF_2$ (Maskable inter- rupt INT disabled)
RETN instruction execution	IFF <sub>2</sub>	٠	IFF <sub>2</sub> → IFF <sub>1</sub> st completion of an NMI service routine.

Table 2. State of Filp-Flope

The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. II also allows operations on any bit in any location in memory.

The following a summary of the 280 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The 280 CPU Technical Manual (03-0029-01) and Assembly Language Programming Manual (03-0002-01) contain significantly more details for programming 1190.

The instructions are divided into the following categories:

8-bit loads

D 16-bit loads

C Exchanges, block transfers, and searches,

8-bit arithmetic and logic operations

General-purpose arithmetic and CPU control

- D 16-bit arithmetic operations
- C Rotates and shifts
- Bit set, reset, and test operations

D Jumps.

- Calls, returns, and restarts.
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- C Immediate
- Immediate extended
- Modified page zero
- D Relative
- **D** Extended
- Indexed
- **D** Register
- Register indirect
- D Implied
- O Bit

Load         Manuscic         Operation         B         I         IPV F         C         79 501 110         Herr         Prime         Cycles         Selar         Common           Group         LD r, r' $p - c'$ $0 \le X = X = x$ $0 \le r c'$ $1 = 1$ $4$ $r, r'$ Rest         Common         Common	
LD r, (1X+d) r (1X+d) + X + X + X + X + I = 0 = 10 = 100 H - d - 100 H LD r, (1Y+d) r (0T+d) + X + X + X + 1 = 11 = 11 = 100 F - d - 101 L - d - 101 L - d - 101 L - d 101 L - d	
110 r. (1Y+d) r = (TT+d) + X + X + x + + 11 111 360 FD 3 F 03 r 130 15 - d -	
OL 110 r	
LD-(TY+d),r (TY+40) — r • • X • X • • • • 11 101 F/D 3 5 19 98 190 r	
LD (HL), n (HL) = n • • X • X • • • • 00 110 110 36 2 <sup>5/2</sup> 3 40	
110 (1X+d), n (1X+d) — n + • X • X • 4 • 11 01 10 10 1/204. 3 m • • X • X • X • • • 11 01 10 10 10 10 10 10 10 10 10 10 10	
LD (IY+d) = n = X = X = + + + + + + + + + + + + + + +	
LD A, (BC) A - (BC) + X + X + = + 00 005 010 0A 1 2 7	
LD A, (DE) $A = (DE)$ $\bullet \circ X \circ X \circ x \circ \bullet 00 011 010 1A 1 2 7 LD A, (nu) A = (nu) \bullet \circ X \circ X \circ x \circ \bullet 00 111 010 3A 3 4 13 - x - x - x - x - x - x - x - x - x - x$	
LD (BC): A (BC) - A + * X * X * X * * * 00 000 010 02 1 27 LD (D2): A (DE) - A + * X * X * X * * 00 000 010 02 1 27 LD (n); A (mi) - A * X * X * X * * 0 00 10 010 12 1 27 LD (n); A (mi) - A * X * X * X * 0 0 00 10 010 32 3 4 13	
LDA, I A 1 t I X 0 X JFF 0 • 34 101 LD 2 2 2 2 3 9	
LDA, R A	
04 011 111 37 LD J, A J – A • • X • X • • • • • • • • • • • • • •	
01 000 211 4? <sup>7</sup> 1.DP 제, 서 리~ 시 《 《 지 《 지 《 》 》 11 201 101 보D 2 2 9 01 001 211 4F	

r,r' means any of the registers  $A, \oplus, C, D, E, H, L, IFF the content of the telescopt analytic flap log, <math display="inline">IFFr$  to content to the FVI (eq. For an explanation of log relation and symbols for NOTES:

10

18-Bit Load Group	Harmonie	Bymbally Operating		×.		- Ph - III		2/1	E M	c	10 540 210 Ma	Ha-ai a Iyua	He.of M Cyches	Head T.	Crements
	LD dd, an	del no			X		I				00 dd0 001	3	3	10	dal Pair
	LD IX. m	III. — mn	•	*	x	•	x		•	•	11 011 101 100 00 100 001 10		4	14	00 BC 01 DE 10 HT. 11 BP
	LĐ IY, na 🚊	Br – an	٠	•	x	•	x		8	•	- a - - a - 11 L11 10L PC 00 100 001 23		4	14	
	LD HL, (m)	$\frac{i0}{L} = (nn+1)$ $\frac{L}{L} = (nn)$	•	•	x	•	X	•		•	00 101 010 2A	L 3	B	10	
	LD dd, (nn)	ddy (na+1) ddy (na)	+	•	x	٠	X	•	*		11 101 101 in 01 441 011	2 4	8	20	
	LD III, (nn)	$\frac{\mathrm{M}_{\mathrm{H}}}{\mathrm{M}_{\mathrm{L}}} \sim (\mathrm{nn}+1)$	•	*	x	•	I	•	¥	٠	11 011 101 DE 10 101 010 2A			20	
	LD IY, (en)	$\mathbf{fr}_{\mathbf{H}} = (nn+1)$ $\mathbf{fr}_{\mathbf{L}} = (nn)$	+	•	x	•	X	•	•	•	11 111 101 PD 00 101 010 2A		٠	20	
	LD (nn), KL	(mm + 1) — H (mm) — L	•	•	x	•	x	•		•	00 100 010 22	. 3	5		
	LD (nn), dd	(an + 1) - ddH (an) - ddL	*	*	x	•	x	٠	•	•	11 101 101 RD 01 440 011 - 8 -	F 4	6	20	
	10 (nn), 1X	$\frac{(m+1)-iX_{\rm H}}{(m)-iX_{\rm L}}$	*	•	x	*	x	•	*	•	- a - 11 011 101 DD 00 100 010 22		6	20	
	LD (na), IY	$\begin{array}{l} (nm+1) = 1 \Upsilon_{\underline{H}} \\ (nm) \leftarrow 1 \Upsilon_{\underline{L}} \end{array}$	•	•	x	•	x	•	٠		11 111 101 7D 00 100 010 22	4	6	30	
	LD SP, HI. LD SP, IX	SP-HL SP-Dt		•	X X	# 1 # 1	X	:	:	:	11 111 001 F9 11 011 101 DD 11 011 001 70	2	1	# #	
	LD SP. IY	3P - IY	٠	Ψ.	х	÷ -	x		۰.		11 111 101 10	2	2 /	50	
	PUSH qq	(SP - 2) - qq) (SP - 1) - qq) SP - SP - 2	•	٠	x	*	x	*	٠	*	11 111 001 F9 11 qq0 101	L	3	ц	90 Petr 00 BC 01 DR 10 HL
	PUSH IX	$(SP - 2) = IX_{1}$ $(SP - 1) = IX_{2}$ SP - SP - 2 $(SP - 2) = IY_{1}$			¥		R.	•	•	•	11 011 101 DD 11 100 101 105		4	15	10 HL 11 AP
	e gan it	$(SP - I) = IY_H$ SP = SP = 3	-,		X	*	I	•	1	•	11 111 101 PD 11 100 101 E5	2	4	15	
	POP oq	प्रमुभ ← (SP+1) चया ← (SP) SP → SP +2	•	۰	X	•	x	•	•	•	100 Opp 16	1	э	10	
	POPIX	$\begin{array}{ll} \Pi_{\underline{H}} = (SP + 1) \\ \Pi_{\underline{L}} = (SP) \\ SP = SP + 2 \end{array}$		•	X	•	X.	•	•	•	11 011 101 DD 11 100 001 E1	2	. 4	14	
	POP IY	$\begin{array}{l} \Pi'_{H}=(SP+1)\\ \Pi'_{L}=(SP)\\ SP=SP+2 \end{array}$		•	x	*	X	•	*	*	11 111 101 FD 21 100 001 E1	2	4	14	
	COG ME e	we of the register pairs lice we of the register pairs AF $\mu_{\rm c}$ (PAIRS; refer to high o lice = C, AF <sub>H</sub> = A.	IC. D	E. HL		r aigh	e faik	a al si	ha iw	çinim ;	puir rangestively,				
Exchange,	EX DE, HL	DE - HL			x		л	+			11 101 011 88		1	4	
Block Fransfer.	ICLAP, AP ICC	AF = AF' BC = BC' DE = DE' HL = HL'	*	•	X	*	X	+	-	:	00 001 000 08 11 011 001 De	1	i	ă 4	Register burk and euxiliary register
Block Search Groups	EE (SP), HL	H = (SP + 1) L = (SP)			x		ж				11 100 011 23	1	5	19	bask exchange
asoupe .	EX (SP), IX	$\mathbf{EE}_{\mathbf{RI}} \rightarrow (\mathbf{SP} + 1)$			x	٠	x	•			1 011 101 DC		6	23	
	<b>EX (SP), I</b> Y	$\begin{array}{l} \Omega \chi_L^{\prime} = (SP) \\ \Pi^{\prime}_H = (SP+1) \\ \Pi^{\prime}_L = (SP) \end{array}$	•	•	x	•	x	•	•	•	11 100 011 K3 11 111 101 FD 11 100 011 K3	2	6	23	
	120	(DE) = (HL) DE = DE+1 HL = HL+1 BC = BC-1	•	•	X	0	×	і Ф		•	11 101 101 ED 30 100 000 A0		4	16	Lond (HL) into (DE), increased the pointers and decrement the light
	LDIA	(DI) $\leftarrow$ (HL) DE $\leftarrow$ DE + 1 HL $\leftarrow$ HL + 1 BC $\leftarrow$ BC - 1 Support until	•	٠	x	0	X		0	•	11 101 101 101 100 10 110 000 100		5	21 16	counter (BC) H BC + 0 H BC =0

HOTE: () P/V Beg to 0 if the result of BC - 1 = 0, otherwise B/V = 1.

÷

...

xchange. lock	Pinemenie	Bymbolic Operation		1				NT.	R		Openda 70 640 E	i Hen	No.41 Dying	Re.of H Option	Head 2	Comments
cinefer,								0								
ck Search	LDD	(DID (SL)	•		X	0	X	Ť	۵		31 101 1		2	4	16	
Poupe		DE - DE-1 HL - HL-1									30 101 0	00 A8				
(ontinued)		BC = BC - 1	. ~					_								
	LDDR	(DE) — (HL)			x	<b>'</b> 0	x	0	0	+	-				-	
	0.0.0.1	DE ~ DE~1			. *		. *	9	0		13 LOI 1 30 LLI 0		2	3	2)	H 3C # 0 H 3C = 0
		HL - HL-1											-	•		
		BC - BC - 1 Report until														
		BC = 0		-				-								
	CPI	A - 080		d			_	Q					_			
	Ch.	HL HL+1		1	X	1	X	1	I		11 101 1		2	. 4	16	
		BC - 8C-1		۰.4				~			and from the	97 AI				
	CINA	A - (HL)			л Х			0								
	Sec. an			. 1	- 6,		. *		1		EL 106 1		2		21	I BC ≠ 0 and A ≠ (HL)
		HL - HL +1			1						10 110 0	01 81	2		16	ILBC = Car
		BC - BC - 1 Repeat until			E.	-										A = (HL)
		A = (HL) or														
		3C = 0		G				0								
	CPD	$\mathbf{A} = (\mathbf{H}\mathbf{L})$	1	- V9 - 1	x		x	Ť	1		11 101 1	ດສຸມ	2	4	16	
		HL - HL - 1	Ĵ	'		•		-			10 101 0					
		BC - BC-1		G				0								
	CPDB	A - (HL)	1		X	1	х	Ť	1		11 101 1	01 ED	2	5		2 BC + 0 and
		HL - HL - I														A # (HL)
		BC = BC - 1									10 111 0	oj BO	2		36	If BC = 0 or A = (HL)
		Repeat until								4						A - (114)
		A = (HL)  or  BC = 0														
	(2) HVY H	ing as 0 of the moult of 30 ing as 0 of completion of a	mainuch	en 0	hurwi niy.	ee P/	¥ -	3.								
10	() XV H () Z (Leg	leg wi6 et completion al i int'int A + (HL), otherw	nee 2 -	en 0	nly.	en Pr										
	() 27 ling () 2 f ling ADD A, 1	ing with a completion of a m'l if A + (HL), otherw A = A + c	natrych nat Z =	en 0	nly. X	1	x	٧	0	1	10 200 1			i	4	2 Reg.
ithmetic	() XV H () Z (Leg	leg wi6 et completien al i int'int A + (HL), othere	nee 2 -	0.	nly.	1 1			0	1	10 <b>(100</b> ) 1	Q.	1	i 2	4 7	000 B
ithmetic d Logical	() 27 ling () 2 f ling ADD A, 1	ing with a completion of a m'l if A + (HL), otherw A = A + c	natrych nat Z =	0.	nly. X	Pr Pr Pr	x	٧				9				000 B 001 C
ithmetic d Logical	ADD A, T ADD A, T ADD A, B ADD A, B	leg is 0 of completion of i is ') if $A + (HL)$ , otherwise A - A + c A - A + c A - A + c A - A + c	natrych nat Z =	0.	nly. X X X	I I I	XXX	٧			10 <b>(100</b> ) 1	9				000 B
ithmetic d Logical	ADD A, T ADD A, T ADD A, B ADD A, B	top is 0 at completion of a is 1 $A + (HL)$ , otherwise A = A + c A = A + c	ingleych neg 2 = 1	0.	nly. X X	I I I I I	x x	¥ ¥	0	1	10 100 10 11 100 11 10 100 11	iq - .0	2	2	7	000 B 001 C 010 B
Bit tihmetic ad Logical roup	ADD A, T ADD A, T ADD A, B ADD A, B	leg is 0 of completion of i is ') if $A + (HL)$ , otherwise A - A + c A - A + c A - A + c A - A + c	natrych ne Z = I I I	0.	nly. X X X	1 1 1 1	XXX	v v v	0 0	1	10 100 11 11 122 11 12 12 11 10 122 11 13 021 10 10 122 11	0 - 11 DC	2	2	7	000 B 001 C 010 E 011 E 100 H 101 L
ithmetic d Logical	ADD A, T ADD A, T ADD A, R ADD A, R ADD A, (HL) ADD A, (IZ + d)	leg is 0 of completion of i is ') if $A + (HL)$ , otherwise A - A + c A - A + c A - A + c A - A + c	natrych ne Z = I I I	0.	nly. X X X	1 1 1 1	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	¥ ¥ ¥ ¥	0	1	10	- - 11 DC 0	2	2 2 8	7 7 10	000 B 001 C 010 H 011 E 100 M
ithmetic d Logical	ADD A, T ADD A, T ADD A, R ADD A, R ADD A, (HL) ADD A, (IZ + d)	top is 0 of completion of a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + (IX + d)	inginget nee 2 = 1 1 1 1	en e 0. 1 1 1 1	nly. X X X	1 2 1 1	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	v v v	0	1		0 - 11 D0 0 11 FD	2	2 0	7	000 B 001 C 010 E 011 E 100 H 101 L
ithmetic d Logical	(2) PV A (2) Z (leg ADD A, r ADD A, n ADD A, (HL) ADD A, (LZ + d) ADD A, (LY + d)	top = 0 at completion of a $m'I \neq A + (HL)$ , otherwise A = A + c A = A + c A = A + (HL) A = A + (HL) A = A + (IX + d) A = A + (IY + d)	inginget nee 2 = 1 1 1 1	en e 0. 1 1 1 1	nly. X X X	1 2 1 1	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	¥ ¥ ¥ ¥	0	1		0 - 0 0 11 D0 0 11 FD	2	2	7 7 10	000 5 001 C 010 II 011 E 100 H 101 L 311 A
ithmetic d Logical	(2) PV A (2) Z Lieg ADD A, T ADD A, B ADD A, (HL) ADD A, (HL) ADD A, (HL) ADD A, (HL) ADD A, (HL) ADD A, (HL)	top = 0 at completion of a in') if $A = (HL)$ , otherwise A = A + c A = A + c A = A + (HL) A = A + (HL) A = A + (IX + d) A = A + (IY + d) A = A + c + CY	inginget nee 2 = 1 1 1 1	en e 0. 1 1 1 1	nly. X X X	1 2 1 1	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	¥ ¥ ¥ ¥	0	1 1 1		0 - 0 0 11 D0 0 11 FD	2	2 0	7 7 10	000 B 001 C 010 H 011 E 100 H 101 L 111 A
ithmetic d Logical	(2) PV H (2) Z (Leg ADD A, T ADD A, T ADD A, (HL) ADD A, (HL) ADD A, (IX + d) ADD A, (IY + d) ADD A, (IY + d) ADD A, S	top is 0 of completion of i is 1 if $A + (HL)$ , otherwise A - A + c A - A + c A - A + c A - A + (HL) A - A + (HL) A - A + (IX + d) A - A + c A - A + c A - A - c	inginget nee 2 = 1 1 1 1	en e 0. 1 1 1 1	nly. X X X	1 2 1 1	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	¥ ¥ ¥ ¥	0	1 1 1 1	10 (11) (11) (11) (11) (11) (11) (11) (1	0 - 0 0 11 D0 0 11 FD	2	2	7 7 10	000 B 001 C 610 E 011 E 100 H 101 L 111 A s is any of r. m. (HL), (DT + d), (IT + d) a above
ithmetic d Logical	(2) PV A (2) Z Lieg ADD A, T ADD A, T ADD A, (HL) ADD A, S (HL) ADD A, T ADD A, S ADD A, T ADD A, T ADD A, S ADD A, T ADD A, T ADD A, S ADD A, T ADD A, S ADD A, S A, S ADD A, S A, S ADD A, S A, S A, S ADD A, S A, S A, S A, S A, S A, S A, S A, S	the the G of completion of a the field of the term of te	inginget nee 2 = 1 1 1 1	en e 0. 1 1 1 1	nly. X X X X X X X X X X X X X X X X X X X	1 2 1 1	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	¥ ¥ ¥ ¥	0 0 0 1 1			0 0 0 0 11 D0 0 0 11 FD	2	2	7 7 10	000 B 001 C 010 E 011 E 100 H 101 L 111 A 0 H 101 L 111 A 0 (HL), (DX + 4), (TY + d) as shown for ADD instructions.
ithmetic d Logical	(2) PV A (2) Z Leo ADD A, T ADD A, T ADD A, (HL) ADD A, T ADD A, T A, T ADD A, T A, T ADD A, T ADD A, T A, T ADD A, T A, T ADD A, T A ADD A, T A, T ADD A, T A, T A ADD A, T A, T A ADD A, T A, T A ADD A, T A, T A ADD A, T A A A A A A A A A A A A A A A A A A A	the the G of completion of a the field of the term of te	inginget nee 2 = 1 1 1 1	en e 0. 1 1 1 1	nly. X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	¥ ¥ ¥ ¥	0 0 0 0 1 1 0			0 0 0 0 11 D0 0 0 11 FD	2	2	7 7 10	000 B         001 C           001 C         011 E           100 H         101 L           111 A
ithmetic d Logical	(2) yw a (3) 2 flag ADD A, r ADD A, n ADD A, (HL) ADD A, (L2 + a) ADD A, (L7 + d) ADD A, (L7 + d) ADD A, SUB a SUB a SUB a SUB a SUB a CR a	top = 0 at completion at a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + (HL) A = A +	nainyth nae 2 = 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	en e 0. 1 1 1 1	ndy. X X X X X X X X X X X X X X X X X X X	1 5 1 1 1 1 1 1 1 1 0	****	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	0 0 1 1 0 0			0 0 0 0 11 D0 0 0 11 FD	2	2	7 7 10	000 B 001 C 010 E 011 E 100 H 101 L 111 A 5 is any of <i>z</i> , m. (H12,) (UX+d), (UX+d), (UX+d), (UX+d), (UX+d), The indicated bate replace the EXC is in Sec.
ithmetic d Logical	(2) yw a (3) 2 theo ADD A, r ADD A, n ADD A, (HL) ADD A, (IZ + d) ADD A, (IY + d) ADD A, (IY + d) ADD A, (IY + d) ADD A, SUB a SUB a SUB a SUB a SUB a SUB a	top = 0 at completion at a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + (HL) A = A +	naineth an 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndy. X X X X X X X X X X X X X X X X X X X	1 5 1 1 1 1 1 1 1 0 0	*****	¥ ¥ ¥ ¥	0 0 0 0 1 1 0			0 0 0 0 11 D0 0 0 11 FD	2	2	7 7 10	000 B         001 C           001 C         011 E           100 H         101 L           111 A
ithmetic d Logical	(2) yw a (3) 2 fleg ADD A, r ADD A, n ADD A, (HL) ADD A, (LL + a) ADD A, (LL + a) AD	he = 0 at completion of a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + (HL) A = A + c A = a	naineth nas 2 = 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndy. XX XX X XXXXXX	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	*****	A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	0 0 0 1 1 0 0 1 1			0 0 0 0 0 0 0 0 0 0 0 0	2	2	7 7 10	000 B 001 C 010 E 011 E 100 H 101 L 111 A 5 is any of <i>z</i> , m. (H12,) (UX+d), (UX+d), (UX+d), (UX+d), (UX+d), The indicated bate replace the EXC is in Sec.
ithmetic d Logical	(2) yw a (3) 2 fleg ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (IX + a) ADD A, (IY + d) ADD A,	he = 0 at completion of a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + (HL) A = A + (HL) A = A + (HL) A = A + (HL) A = A + c A = A + c	nuinet) nue 2 = 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndy	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	0 0 0 1 1 0 0 1 0 0			0 0 0 0 0 0 0 0 0 0 0 0	3	2	7 7 10	000 B 001 C 010 E 011 E 100 H 101 L 111 A 5 is any of <i>z</i> , m. (H12,) (UX+d), (UX+d), (UX+d), (UX+d), (UX+d), The indicated bate replace the EXC is in Sec.
ithmetic d Logical	(2) PV A (3) Z (log ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (IX + d) ADD A, (IX + d) ADD A, (IY + d) ADD A, (IY + d) ADD A, (IY + d) ADD A, CA, s SUB s SBC A, s AID s CR s ERC r BIC (HL)	top = 0 at completion at a in') if $A = (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + (IX + d) A = A + (IX + d) A = A + c A = A - c a = a + c a = a	nuinet a second a sec		ndy. X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		*****************				0 - 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 3 3	2	7 19 19	000 B 001 C 010 E 011 E 100 H 101 L 111 A 5 is any of <i>z</i> , m. (H12,) (UX+d), (UX+d), (UX+d), (UX+d), (UX+d), The indicated bate replace the EXC is in Sec.
thmetic i Logical	(2) yw a (3) 2 fleg ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (IX + a) ADD A, (IY + d) ADD A,	top = 0 at completion of a in') if $A = (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + c A = A + (HL) A = A + (IX + d) A = A + (IX + d) A = A + c A = A - c A =	nuinet) nue 2 = 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndy	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		*****************	0 0 0 1 1 0 0 1 0 0			0 - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 1 2 3	2	2 2 10 19	000 B 001 C 010 E 011 E 100 H 101 L 111 A 5 is any of <i>z</i> , m. (H12,) (UX+d), (UX+d), (UX+d), (UX+d), (UX+d), The indicated bate replace the EXC is in Sec.
ithmetic d Logical	(2) PV A (2) Z (leg ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (LX + d) ADD A, (LX + d) ADD A, (LY + d) ADD A,	top = 0 at completion at a in') if $A = (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + (IX + d) A = A + (IX + d) A = A + c A = A - c a = a + c a = a	nuinet a second a sec		ndy. X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		*****************				0 - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 3 3	2	7 19 19	000 B 001 C 010 E 011 E 100 H 101 L 111 A 5 is any of <i>z</i> , m. (H12,) (UX+d), (UX+d), (UX+d), (UX+d), (UX+d), The indicated bate replace the EXC is in Sec.
ithmetic d Logical	(2) PV A (3) Z (log ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (LX + d) ADD A, (LX + d) ADD A, (LY + d) ADD A, (LY + d) ADD A, (LY + d) ADD A, C, n SUB s SBC A, s SUB s CH s ERC r BIC (HL)	top = 0 at completion at a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + c A =	nuinet a second a sec		ndy. ** ** ** ** **********	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	********	*****************				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 3 3	2	7 19 19 19	000 B 001 C 010 E 011 E 100 H 101 L 111 A 5 is any of <i>z</i> , m. (H12,) (UX+d), (UX+d), (UX+d), (UX+d), (UX+d), The indicated bate replace the EXC is in Sec.
ithmetic d Logical	(2) PV A (2) Z (leg ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (LX + d) ADD A, (LX + d) ADD A, (LY + d) ADD A,	top = 0 at completion of a in'l if $A + (HL)$ , otherwise A = A + c A = A + c A = A + (HL) A = A + (HL) A = A + (HL) A = A + (HL) A = A + c A = a + c	nuinet a second a sec		ndy. ** ** ** ** **********	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	********	A A A A 4 4 4 A A A A A A A A A A A A A				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 3 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2	7 19 19	000 B 001 C 010 E 011 E 100 H 101 L 111 A 5 is any of <i>z</i> , m. (H12,) (UX+d), (UX+d), (UX+d), (UX+d), (UX+d), The indicated bate replace the EXC is in Sec.
ithmetic d Logical	(2) AVV A (3) Z (lag ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (IX + d) ADD A, (IY + d) ADD A, (IY + d) ADC A, s SUB s SBC A, s AND s CR s SOB s SOB s CR s SOB s SOB s SOB s CR s SOB s SOB s CR s SOB SOB SOB SOB SOB	hep = 0 at completion at a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + (HL) A = A + (HL) A = A + (HL) A = A + c A = A + c	nuinet a second a sec	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndy. X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N NNEERER N RE KN	A A A A A A A A A A A A A A A A A A A	0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 3 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2	7 19 19 19	000 B 001 C 010 E 011 E 100 H 101 L 111 A 5 is any of <i>z</i> , m. (H12,) (UX+d), (UX+d), (UX+d), (UX+d), (UX+d), The indicated bate replace the EXC is in Sec.
ithmetic d Logical	(2) PV A (2) Z (leg ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (LX + d) ADD A, (LX + d) ADD A, (LY + d) ADD A,	top = 0 at completion at a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + c A =	nuinet a second a sec		ndy. X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N NNEERER N RE KN	A A A A 4 4 4 A A A A A A A A A A A A A	0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 3 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 0 1 3 0 1 3 0 1 3 0 1 3 0 1 3 0 1 3 0 1 1 3 0 1 1 1 1	7 19 19 4 11 23 23	000 B 001 C 610 E 011 E 100 H 101 L 111 A e is any of r, m, (H12), (UT + d), (UT + d), a shown for ADD instruction, The indicated has replace the BOOI in the ADD set above.
ithmetic id Logical	(2) AVV A (3) Z (lag ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (IX + d) ADD A, (IY + d) ADD A, (IY + d) ADC A, s SUB s SBC A, s AND s CR s SOB s SOB s CR s SOB s SOB s SOB s CR s SOB s SOB s CR s SOB SOB SOB SOB SOB	hep = 0 at completion at a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + (HL) A = A + (HL) A = A + (HL) A = A + c A = A + c	nuinet a second a sec	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndy. X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N NNEERER N RE KN	A A A A A A A A A A A A A A A A A A A	0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 3 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2	7 19 19 4 11 23 23	000 B         001 C           011 C         011 E           100 H         101 L           111 A         111 A           0 is any of r, m, (HL), (DX + 0), (Y + d) a shown for ADD transmission. The indicated bate replace the EME is the ADD set above.           m is any of r, (HL), (DX + d), (DX + d), (TX + d), (TX + d)
ithmetic d Logical	(2) AVV A (3) Z (lag ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (IX + d) ADD A, (IY + d) ADD A, (IY + d) ADC A, s SUB s SBC A, s AND s CR s SOB s SOB s CR s SOB s SOB s SOB s CR s SOB s SOB s CR s SOB SOB SOB SOB SOB	hep = 0 at completion at a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + (HL) A = A + (HL) A = A + (HL) A = A + c A = A + c	nuinet a second a sec	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndy. X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N NNEERER N RE KN	A A A A A A A A A A A A A A A A A A A	0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 3 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 0 1 3 0 1 3 0 1 3 0 1 3 0 1 3 0 1 3 0 1 1 3 0 1 1 1 1	7 19 19 4 11 23 23	000 B         001 C           001 C         011 E           000 H         011 E           100 H         101 L           111 A         101 L           111 A         102 L           111 A         103 L           111 A         103 L           111 A         103 L           112 A         104 L           113 A         104 L           114 A         104 L           115 A         104 A           116 A         104 A           117 A         104 A           118 A         104 A           119 Indicated bate         replace the EME in the ADD set above.           110 A         104 A           111 A         104 A           111 A         105 B           110 A         105 B           111 A         104 A           111 A         105 B           111 A         105 B           110 B         104 A           110 B         104 A           111 A         104 A           111 A         105 B           111 A         104 A           111 A         104 A           111 A         104 A
ithmetic d Logical	(2) AVV A (3) Z (lag ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (IX + d) ADD A, (IY + d) ADD A, (IY + d) ADC A, s SUB s SBC A, s AND s CR s SOB s SOB s CR s SOB s SOB s SOB s CR s SOB s SOB s CR s SOB SOB SOB SOB SOB	hep = 0 at completion at a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + (HL) A = A + (HL) A = A + (HL) A = A + c A = A + c	nuinet a second a sec	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndy. X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N NNEERER N RE KN	A A A A A A A A A A A A A A A A A A A	0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 3 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 0 1 3 0 1 3 0 1 3 0 1 3 0 1 3 0 1 3 0 1 1 3 0 1 1 1 1	7 19 19 4 11 23 23	000 B         001 C           010 C         011 E           100 H         101 L           111 A         101 L           112 A         101 L           113 A         101 L           114 A         101 L           115 Indicated bate         replace the IML (A)           115 Indicated bate         101 L           115 Indicated bate         101 L           116 ADD and above.         101 L           117 A         101 L           118 ADD and above.         101 L           119 A         101 L           110 C         101 L           111 A         101 L
ithmetic d Logical	(2) AVV A (3) Z (lag ADD A, r ADD A, n ADD A, (HL) ADD A, (HL) ADD A, (IX + d) ADD A, (IY + d) ADD A, (IY + d) ADC A, s SUB s SBC A, s AND s CR s SOB s SOB s CR s SOB s SOB s SOB s CR s SOB s SOB s CR s SOB SOB SOB SOB SOB	hep = 0 at completion at a in') if $A + (HL)$ , otherwise A = A + c A = A + c A = A + c A = A + (HL) A = A + (HL) A = A + (HL) A = A + (HL) A = A + c A = A + c	nuinet a second a sec	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndy. X X X X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	N NNEERER N RE KN	A A A A A A A A A A A A A A A A A A A	0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 2 3 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 0 1 3 0 1 3 0 1 3 0 1 3 0 1 3 0 1 3 0 1 1 3 0 1 1 1 1	7 19 19 4 11 23 23	000 B         001 C           001 C         011 E           000 H         011 E           100 H         101 L           111 A         101 L           111 A         102 L           111 A         103 L           111 A         103 L           111 A         103 L           112 A         104 L           113 A         104 L           114 A         104 L           115 A         104 A           116 A         104 A           117 A         104 A           118 A         104 A           119 Indicated bate         replace the EME in the ADD set above.           110 A         104 A           111 A         104 A           111 A         105 B           110 A         105 B           111 A         104 A           111 A         105 B           111 A         105 B           110 B         104 A           110 B         104 A           111 A         104 A           111 A         105 B           111 A         104 A           111 A         104 A           111 A         104 A

14 m (C

......

12

.

2001-001

2

2.

÷

DAA							8/4	8	C .	78 Ses alle Me		2100	Option		Cottomonto	
	Converts acc. content into pecked BCD following add or	1	ï	Y	1	X	P	•	I	00 100 111 2	7	L	1	4	Decimal adjust accumulator.	
	enistence with pasted															
CPL	BCD operands. A X	•	٠	X	1	x	•	1	*	00 101 111 2	r	1	1	4	Complement accumulator fore/a	
1003	A - 0 - A	1	L	x	1	x	¥	ŀ	1			2 '	2	8	complement) Negate acc. (tex/s	
CCF	CT - CT	•	*	X	x	X	•		1	00 111 111 3	F	L.	L	+	Complement corry (lag.	
		1	1	÷		Ξ.	1	2	1			-	-		Set carry ileg.	
HALT	CPU helted			÷.		Ŷ.						i -	- 1	- F		
				X		Χ.		۰.	+			2	1	4		
		÷		÷.			1.	Ξ.	÷.							
	mode 0			_		Ξ.										
BC)			. •	X		ж						2	2	8		
DC 2	Set interrupt	٠	•	x	٠	x	٠	+	*	11 10) 101 E	D	2	2	8		
CY 🖛	decates the interrupt complex to decates the carry flip-flop.			end e	e II o	a Di	L		_			_				
ADD HL, m	HL - HL+m			х	x	x	•	Q	1	00 est 001		1	3	11	en Reg.	_
ADC HL, m	HL - KL+#+CT	ī	ī	X					-	11 101 101 1	Ð	2	4	15	OI DE	
SBC RL, m	HL - RL-m-CT		1	x	x	x	v	1		11 101 101 E	æ	2	4	ы	10 HL 11 SP	
400 IV	1X - 91	_	-					~		★ =0 010					en lles	
NUV IA, SP	tv – m + Mb		ĺ	î	^	*	ĺ	U	1	01 pp1 001	4.0	4	1	19		
ADO IY, re	II = II + m	•	•	x	×	X	•	¢	1	13 113 101 F 00 mt 001	D	2	4	35	T Beg. DO BC DIE 10 IY	
	no as +-1 - 1X - 1X + 1	1	1	XX	1	X	:		:	00 =0 011 11 011 101 E	D	1	1	6 10	11 242	
BIC IT	W = W + 1			X		x				00 100 011 2 21 311 101 9	2 7	3	2	LO		
DEC as DEC 1X	aa	-	97 10	XX	-	X	-	÷	1	00 ani 01 i		1 2	1	6 10		
DEC IY	87 - 87 - 1	•		x	+	x	•	+		11 111 101 0	D	2	2	10		
pp te -	any of the register pairs BC, I	DE, J.	X. SP.													
BLCA								a		40.000 LU	~				Rolaia latt consider	
	A					- T		'n	į			ĺ.			acoumulator.	
	A						_								accumulator.	
	A	•	•		Ŷ	*		0				L.		4	accumulator.	
RRA		•	*	x	Ð	I	*	0	ŧ	00-011111	1F	1	1	4	Bolate right socumulator.	
RLC =	1	1	Ę.	4 <b>X</b> :	۰	X	P	0	1	1 0000	CB	2	2		Rotate telt circular register a.	
RLC (HL)		1	6	*	0	<b>X</b> ;	P	0	1	11 00 011 00 000 110	CB	2	4	15	- 000 8 001 C	
BLC (IX+d)	[CT] 7 <u></u>	1	ł	x	9	x	P	Q	t	11 011 101 11 001 011 - d -	DD CB	4	ð	23	010 D 011 E 100 H 101 L	
RLC (IY+d)		ł	I	x	0	x	P	ç	1	11 001 011		4	6	23		
AL p	G	ī	1	X	0	x	p	0		00 000 110					Instruction formet and states are as shown for RLC's.	
IRC m	=r,6fL),(IX + d),(IY + d)	ι	1	x	0	x	P	٥	1	19					To form new apcode replace	
	CCF SCF NCF NALT DL # EALT DL # EALT DL # EALT DL # EACT DL 7 MOTES: IFF in ADD HL, # ADD HL, #	CCF       CY = - $\overline{CY}$ NCP       Mac operation         NALT       CPU balked         DI *       BFF = 0         Bit 0       Bet information         DI 2       Set information         DI 2       Set information         MOTES:       IFF information the information         MOTES:       IFF information the information         MOTES:       IFF information the information         ADD HL, m       HL = HL + m         MDC IY       HT = HY + m         IMC M       IF = m of the register pairs BC, D         DEC IX       IF = HT = 1      <	CCF CY = $\overline{CY}$	CCF       CT = $\overline{CY}$ a       a         NCP       No expection       a       a       a         NCP       No expection       a       a       a         MALT       CPU halted       a       a       a         DI *       BFF = 0       *       a       a       a         DI *       SPT = 1       *       a       a       a         B4 3       Set interrupt       a       a       a         B4 2       Set interrupt       a       a       a         B4 2       Set interrupt       a       a       a         B4 3       Set interrupt       a       a       a         B4 4       Set interrupt       a       a       a         B4 7       Set interrupt       a       a       a         B4 7       Set interrupt       a       a       a         ADD HL, en       ML = $HL = HL = m = CT$ i       i         ADD IX, pp       IX = $HL = HL = m = CT$ i       a         BNC III       III = $HL = HL = m = CT$ i       a         DEC IX       B = HL = HL = ML = ML = ML = ML = ML = ML	CCF       CT       CT       T         NCP       NCP       No sequention       N         NALT       CPU halted       N       X         DI       BFF - 0       N       X         DI       BFF - 0       N       X         DI       BFF - 0       N       X         DI       Set interrupt       N       X         DI 2       Set interrupt       N       X         DI 2       Set interrupt       N       X         MOTES:       IFF indecide the interrupt excelse interrupt account interrupt       N       X         MOTES:       IFF indecide the interrupt excelse interrupt       N       X         ADD HL, en       ML - HL + m       N       X         ADC HL, an       ML - HL - m - CT       I       X         ADD IX, pp       IX - II + m       N       X         ADD IX, pp       IX - II + m       N       X         BNC account       Set int + 1       N       X         BNC III       IX - IX - 1       N       X         DEC IX       IX - IX - 1       N       X         INC III       IX - IX - 1       N       X         DEC	CCF CY = $\overline{CY}$ • • X X SCF CY = $\overline{CY}$ • • X X SCF CY = $\overline{CY}$ • • X X SCF Note provide the second of the	CCF CY - CY No X X X SCP CY - CY HALT CPU balled SCP CY - 1 RALT CPU balled SCP CY - 1 RALT CPU balled SCP CY - 1 SCP CY HALT CPU balled SCP CY - 1 SCP CY - 1	CCFCY - CY•••XXוSCFCY - 1•••X0X•X•SCFCY - 1••×××××××××RLCPU balled••X•X•X•X•BL 0BF - 0••X•X•X•X•BL 1Set uniserrupt••X×X××××BL 2Set uniserrupt••X×X××××BL 2Set uniserrupt••X×X×××××BL 3Set uniserrupt••×XXX××××BL 4Set uniserrupt••XXX×××××××BL 5Set uniserrupt••XXXX×× </td <td>CCF       CT - <math>\overline{CY}</math>       •       •       X       X       X       0         NCP       No operation       •       X       0       X       0       X       0       0         NLAT       CPU balked       •       X       0       X       X       X       X       X       0       X       0       X       X       X       X       X       X       V       0         BL       Set interrupt       interupt       interupt       interrupt       &lt;</td> <td><math display="block">\begin{array}{cccccc} CCF &amp; CY - CY &amp; \bullet &amp; X &amp; X &amp; X &amp; X &amp; 0 &amp; 1 \\ \hline CCF &amp; CY - 1 &amp; \bullet &amp; X &amp; 0 &amp; X &amp; 0 &amp; X &amp; 0 &amp; 1 \\ \hline RALT &amp; CPU halved &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; 0 &amp; 1 \\ \hline RALT &amp; CPU halved &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; \bullet &amp; 0 \\ \hline RALT &amp; CPU halved &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; \bullet &amp; 0 \\ \hline RAL &amp; CPU halved &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; \bullet &amp; 0 \\ \hline RA &amp; BV &amp; Bot interrupt &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; \bullet &amp; 0 \\ \hline RA &amp; BV &amp; Bot interrupt &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; \bullet &amp; 0 \\ \hline RA &amp; BV &amp; Bot interrupt &amp; \bullet &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; \bullet &amp; 0 \\ \hline RA &amp; BV &amp; Bot interrupt &amp; \bullet &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; X &amp; X &amp; \bullet &amp; \bullet &amp; 0 \\ \hline RA &amp; BV &amp; BV &amp; Bot interrupt &amp; \bullet &amp; \bullet &amp; X &amp; X &amp; X &amp; V &amp; 0 &amp; 1 \\ \hline RA &amp; CHL, \bullet &amp; HL - HL + \bullet &amp; \bullet &amp; \bullet &amp; X &amp; X &amp; X &amp; V &amp; 1 &amp; 0 \\ \hline ADC &amp; HL, \bullet &amp; HL - HL + \bullet &amp; \bullet &amp; \bullet &amp; X &amp; X &amp; X &amp; V &amp; 1 &amp; 0 \\ \hline ADC &amp; HL, \bullet &amp; HL - HL + \bullet &amp; \bullet &amp; V &amp; X &amp; X &amp; X &amp; V &amp; 1 &amp; 0 \\ \hline ADC &amp; HL, \bullet &amp; HL - HL + \bullet &amp; \bullet &amp; X &amp; X &amp; X &amp; V &amp; 1 &amp; 0 \\ \hline ADC &amp; HL, \bullet &amp; HL - HL + pp &amp; \bullet &amp; \bullet &amp; X &amp; X &amp; X &amp; \bullet &amp; 0 \\ \hline ADC &amp; HL, \bullet &amp; HL - HL + pp &amp; \bullet &amp; \bullet &amp; X &amp; X &amp; X &amp; \bullet &amp; 0 \\ \hline ADD &amp; IY, tr &amp; IY - IY + tr &amp; \bullet &amp; \bullet &amp; X &amp; X &amp; X &amp; \bullet &amp; 0 \\ \hline BC &amp; S &amp; 0 &amp; - \bullet &amp; - 1 &amp; \bullet &amp; T &amp; X &amp; X &amp; X &amp; \bullet &amp; 0 \\ \hline BC &amp; S &amp; 0 &amp; - \bullet &amp; - 1 &amp; \bullet &amp; T &amp; X &amp; X &amp; X &amp; \bullet &amp; 0 \\ \hline BC &amp; S &amp; 0 &amp; - \bullet &amp; - 1 &amp; \bullet &amp; T &amp; X &amp; 0 &amp; X &amp; \bullet &amp; 0 \\ \hline BC &amp; IY &amp; IY - IY + 1 &amp; \bullet &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; 0 \\ \hline BC &amp; IY &amp; IY - IY + 1 &amp; \bullet &amp; \bullet &amp; X &amp; \bullet &amp; X &amp; \bullet &amp; 0 \\ \hline BC &amp; S &amp; 0 &amp; - \bullet &amp; - 0 &amp; 1 \\ \hline BC &amp; S &amp; 0 &amp; - \bullet &amp; - 0 &amp; 1 \\ \hline BC &amp; S &amp; 0 &amp; - \bullet &amp; - 0 &amp; 1 \\ \hline BC &amp; S &amp; 0 &amp; - \bullet &amp; - 0 &amp; 1 \\ \hline BC &amp; S &amp; 0 &amp; 0 &amp; 0 &amp; 0 \\ \hline BC &amp; S &amp; 0 &amp; 0 &amp; 0 \\</math></td> <td>CCF       CT       CT       T       X       X       X       X       X       X       0       1       00       10       100</td> <td>CCF       CT       CT       T       X<td>CCF       CX       CX       X       X       X       X       X       N<td><math display="block">\begin{array}{cccccccccccccccccccccccccccccccccccc</math></td><td>CCF       CT       CT       X<td>HEG       A = 0 = A       1       1       X       V       1       <th1< th=""> <th< td=""></th<></th1<></td></td></td></td>	CCF       CT - $\overline{CY}$ •       •       X       X       X       0         NCP       No operation       •       X       0       X       0       X       0       0         NLAT       CPU balked       •       X       0       X       X       X       X       X       0       X       0       X       X       X       X       X       X       V       0         BL       Set interrupt       interupt       interupt       interrupt       <	$\begin{array}{cccccc} CCF & CY - CY & \bullet & X & X & X & X & 0 & 1 \\ \hline CCF & CY - 1 & \bullet & X & 0 & X & 0 & X & 0 & 1 \\ \hline RALT & CPU halved & \bullet & X & \bullet & X & \bullet & X & \bullet & 0 & 1 \\ \hline RALT & CPU halved & \bullet & X & \bullet & X & \bullet & X & \bullet & \bullet & 0 \\ \hline RALT & CPU halved & \bullet & X & \bullet & X & \bullet & X & \bullet & \bullet & 0 \\ \hline RAL & CPU halved & \bullet & X & \bullet & X & \bullet & X & \bullet & \bullet & 0 \\ \hline RA & BV & Bot interrupt & \bullet & X & \bullet & X & \bullet & X & \bullet & \bullet & 0 \\ \hline RA & BV & Bot interrupt & \bullet & X & \bullet & X & \bullet & X & \bullet & \bullet & 0 \\ \hline RA & BV & Bot interrupt & \bullet & \bullet & X & \bullet & X & \bullet & X & \bullet & \bullet & 0 \\ \hline RA & BV & Bot interrupt & \bullet & \bullet & X & \bullet & X & X & X & \bullet & \bullet & 0 \\ \hline RA & BV & BV & Bot interrupt & \bullet & \bullet & X & X & X & V & 0 & 1 \\ \hline RA & CHL, \bullet & HL - HL + \bullet & \bullet & \bullet & X & X & X & V & 1 & 0 \\ \hline ADC & HL, \bullet & HL - HL + \bullet & \bullet & \bullet & X & X & X & V & 1 & 0 \\ \hline ADC & HL, \bullet & HL - HL + \bullet & \bullet & V & X & X & X & V & 1 & 0 \\ \hline ADC & HL, \bullet & HL - HL + \bullet & \bullet & X & X & X & V & 1 & 0 \\ \hline ADC & HL, \bullet & HL - HL + pp & \bullet & \bullet & X & X & X & \bullet & 0 \\ \hline ADC & HL, \bullet & HL - HL + pp & \bullet & \bullet & X & X & X & \bullet & 0 \\ \hline ADD & IY, tr & IY - IY + tr & \bullet & \bullet & X & X & X & \bullet & 0 \\ \hline BC & S & 0 & - \bullet & - 1 & \bullet & T & X & X & X & \bullet & 0 \\ \hline BC & S & 0 & - \bullet & - 1 & \bullet & T & X & X & X & \bullet & 0 \\ \hline BC & S & 0 & - \bullet & - 1 & \bullet & T & X & 0 & X & \bullet & 0 \\ \hline BC & IY & IY - IY + 1 & \bullet & \bullet & X & \bullet & X & \bullet & 0 \\ \hline BC & IY & IY - IY + 1 & \bullet & \bullet & X & \bullet & X & \bullet & 0 \\ \hline BC & S & 0 & - \bullet & - 0 & 1 \\ \hline BC & S & 0 & - \bullet & - 0 & 1 \\ \hline BC & S & 0 & - \bullet & - 0 & 1 \\ \hline BC & S & 0 & - \bullet & - 0 & 1 \\ \hline BC & S & 0 & 0 & 0 & 0 \\ \hline BC & S & 0 & 0 & 0 \\$	CCF       CT       CT       T       X       X       X       X       X       X       0       1       00       10       100	CCF       CT       CT       T       X <td>CCF       CX       CX       X       X       X       X       X       N<td><math display="block">\begin{array}{cccccccccccccccccccccccccccccccccccc</math></td><td>CCF       CT       CT       X<td>HEG       A = 0 = A       1       1       X       V       1       <th1< th=""> <th< td=""></th<></th1<></td></td></td>	CCF       CX       CX       X       X       X       X       X       N <td><math display="block">\begin{array}{cccccccccccccccccccccccccccccccccccc</math></td> <td>CCF       CT       CT       X<td>HEG       A = 0 = A       1       1       X       V       1       <th1< th=""> <th< td=""></th<></th1<></td></td>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	CCF       CT       CT       X <td>HEG       A = 0 = A       1       1       X       V       1       <th1< th=""> <th< td=""></th<></th1<></td>	HEG       A = 0 = A       1       1       X       V       1 <th1< th=""> <th< td=""></th<></th1<>

230 CPU

2001-001

Rotate and Shift Group	Hanmonia	Bymbolie Operation					*	2/1	* #	0	Орн 78-И	ada 518	lies		No.el N Oyeles		Comments
(Continued)		2	) r	ı	x	0	x	P	0	I	ī	0					
		(CV)		1	x	0	x	8	Ó	1	-0						
	SRA ≈	CT 	, r	L	x	0	x	e	0	1	10	1					
			, "	F	x	0	x	*	¢	ŧ.	Ξ	0					
	мар [	A BIL	] 1	1. d.m.	x	0	x	P	0	•	11 90 01 10			2	3	38	Ficiate digit left and right between the accumulator
	NRD (	7-6[3-0]	] 1	ł	-	0	x	2	0	٠	11 10 01 10		67	2	5	18	and location (HL). The content of the upper hell of
					_							_					the occumulator in unalfected.
Bit Set, Reset and Test		2 - n	x	t	<b>X</b> ,	1	x	x	Q.	•	11 001 QI 6		CB	3	2		5 7.49. 000 B
Group	BIT 6, (HL)	2 – (HL) <sub>b</sub>	x		·X	1	x	x	.0	.•	11 00	LIO I	CB.	3	3	12	001 C 010 D
•	MEX In, (UX + cl)	, I ⊷ (IX+d) <sub>b</sub>	x	4.	·X.	1	X	X	0	-+34 	11 011 11 001 - d 01 b	10)		4	5	20	011 E 100 H 101 L 111 A
	ВТ Ь, 0Ϋ+d);	1 - (17+d).	x	1	x	1	x	x	20:		n m		70	4	5	20	b Bit Tested
										ιr.	11 401 - 6 01 5		ĊB			-	001 1 010 2 011 3 100 4 102 5 110 6
	SET bar	n₀ – 1			x		x				11 CO1	110	СВ	2	2	, E	111 7
	SHT 6. (HL)	(HL) <sub>b</sub> = 1			x		x				11 001		C3	2	4	18	
	867 b. (D(+d)		•		x	•	x	•	ь1		Ць	110	DD	4	6	23	
											11 001 → d	-	2.2				
	<b>SET 6, (</b> [Y+d)	(IY +d) <sub>b</sub> = 1	•	•	x	•	x	•	•		11 til 11 con - d	101	CD)	4	6	20	
	RES b, m		•	•	x	•	x	•	•	•		110	-	•			To form new spoods replace [1] of SE b. s with [3]. Finge and time states for SET fingtruction.
	NOTES: The m	internen, Indication bet (s 10 )	o 7) e	e loc	ation												
Jamp	2	PC-m v			y		7				11 000	011	~				
Group				-	**		*	5	ĺ		- m - m	-	ç.a	3	2	Ξ.	rc Condition
	Prou, an	2 condition of in has PC — ni, atherwise continue	•	•	x	•	x	•	•	•		010		3	3		100 NZ non-asing 101 Z asing 100 NC non-centry 111 C outry 100 PC parity odd 101 PE parity area
	m+	PC - PC++	+	•	x	•	x	•			00 011		18	2	з	1	10 P sign positive 11 M sign nagelive
	B.C. ∉	$\mathbf{N} \mathbf{C} = 0,$ continue $\mathbf{N} \mathbf{C} = \mathbf{I},$	٠	٠	x	•	×	•	•	•	00 III 	000	36	2	2	7 1	f condition not met.
	IR HC, +	PC PC++ EC = 1, continue	•	•	I	•	x	•	•	•	00 110		30'	2	2		f condition not met.
		BC = 0, PC = PC++												2	- 3	12 1	f condition to mut.
	PZ.+	NZ = Q continue	•	•	X	•	X	•	۰	•	00 106		28	2	2		condition not met.
	30 342, +	32 = 1, PC - PC+s 32 = 1,			x		x				00 100	000	20	2 .			oosdition is met.
		E 2 = 0.			-	-	-		-	-				2			condition not met.
	<b>I</b> P. (MIL)	PC PC++ PC HL		۰.	x		x	*	-		11 MI	001	59	1	Pitan		
	JIP 600	PC - IX	*	•	x	•	x	•	•	•	13 013	101 1	20	2	2		
											41 101	sett 1	9-W			~	

14

"Reproduced by permission #1965 Zilog, Inc. This material shell not be reproduced without the written consent of Zilog, Inc." 2001-001

1

- 10<sup>-1</sup>

ċ

(Continued)	Sisemenie	Syncholic Operation		x		71mge 38		r , H	c	Openda 78 542 2	10 10-	No.al Zying	No.ol X Cycles	No.of T States	Commente
F	JP ((Y)	PC — IY	٠		X	• 7		•		11 111 L 11 101 0		3	2		
	DBRZ, +	B-B-1 3B-0,	•	•	x	+ 1		•	•	00 010 0	00 10	2 *	2		<b>3</b> B = 0.
		continue E B # 0,											3	13	31 B + 0.
		PC - PC+a													
	10115: s repr s is a s s = 2 is	OTES: a represents the sateration in the relative addressing mode. a is a signed hord: complement number in the range < -128_128 >, a -2 in the speeds provider an effective address of pe + a as PC is increational by 2 prese to the addition of o.													
<b>G</b> _114	47.		_		_			_	_						
Call and Return Group	CALL an	$(SP-1) = PC)_{1}$ $(SP-2) = PC)_{2}$ PC = an	•	•	X	• X		•	•	11 001 10 - a - - a^	- S -	3	5	17	
	CALL co, no	Il condition cc is false	•	•	x	+ X	•		۰.	11 of it		3	3	30	lli ser la falan.
		continue, continue, contrate same as CALL no								44 B 4	-	3	5	Π	il co la true.
	RET	PCL (SP) PCH (SP+1)	•	•	X	• x	•	+ '	•	12 OOL O	0) C9	1	з	10	
	RIFT ee	Il condition	•	•	x	+ X	+	+	+	11 00 00	00	1	1	s	li or in falm.
		continue,										1	a <sub>ing</sub>	.91	if on is true.
		cibervier anne as, BET													ac Condition 000 NZ non-sere 001 Z sare
	<b>BRIT</b>	Betern from	٠	•	X	- 2	-		•	11 301 1 01 001 1		2	4	14	010 NC pon-outry 011 C curry
	RED <sup>1</sup>	Return Irom non-meskable - telerrupt	•	1	X	- x		1	•	11 101 1 01 000 1	OI ED	2	4	14	100 PO parity add 101 PE parity even 110 P algn positive 111 M algn angelitve
	BST p	$\begin{array}{l} (SP-i) = PC_{H} \\ (SP-2) = PC_{L} \\ PC_{H} = 0 \\ PC_{L} = p \end{array}$	•	•	x	- 2		•	•	11 1 1	11	1	3	41	t p 6800 00FH 001 00FH 010 10FH 010 10FH 100 20FH 101 28FH
	HERTË: (RETH)	hada UFF3 - UFF1							_		-			_	110 30H 111 30H
Input and	Df A. (n)	A - (n)	•		x	+ 3	t +	÷	•	11 011 0		2	3		n 10 Ag ~ Ay
<b>Output Group</b>	2R r. (C)	r - (C) If r = 110 only the Regr will be affected	t	1	X	: 7	. 7	0	•	11 101 1 01 r 0		2	3	12	Acc. 10 Ag ~ A15 C to Ag ~ A7 B to Ag ~ A15
earbar aroah				Φ	x	х )	r x	1	x						
empir aroup	DC .	(HL) - (C)	x	- 0	-		• •			11 201 1 10 200 0		2	4	16	C to A <sub>0</sub> ~ A <sub>7</sub> B to A <sub>8</sub> ~ A <sub>15</sub>
	. 200 100	$\begin{array}{llllllllllllllllllllllllllllllllllll$	x	- 00 -		x ,		4	x	IN 100 0	010 A2	2		21	B to Ag ~ A15 C to Ao ~ A7
enger uroup		$\mathbf{B} = \mathbf{B} = [$ $\mathbf{HL} = \mathbf{HL} + 1$		0				1	x	III 200 (	010 A2				B to Ag ~ A15
eupa eroap				0	x		C X	1	x x	IN 100 0	010 A2 101 ED 010 E2	2	(∐ B ≠ 0) 4	21	B to Ag ~ A15 C to Ao ~ A7
	han.	$ \begin{array}{l} B = B - 1 \\ HL = HL + 1 \\ (HL) = (C) \\ B = B - 1 \\ HL = HL + 1 \\ Buppet until \\ B = 0 \\ (HL) = (C) \\ B = B - 1 \\ HL = HL - 1 \\ (HL) = (C) \\ (HL) = (C) \\ \end{array} $	x	0- 0-0	x	х з	i x i x			11 101 1 10 110 1 10 110 1 10 101 1 10 101 1 11 101 1	101 A2 101 ED 100 B2	2	(ШВ≠0) 4 (ШВ−0) 4 3	21 (16 16 21	$B to A_{0} \sim A_{10}$ $C to A_{0} = A_{7}$ $B to A_{0} = A_{15}$ $C to A_{0} = A_{7}$ $B to A_{0} = A_{7}$ $B to A_{0} = A_{15}$ $C to A_{0} = A_{7}$
engel utor	baa MD		x	0- 0-0	x	х з	i x i x			11 100 0 11 101 1 10 110 0 11 501 1 10 501 0	101 A2 101 ED 100 B2	2 2 2	(11 B ≠ 0) 4 (11 B − 0) 4	21 16 16 21	$B to A_{0} \sim A_{15}$ C to A_{0} $\sim A_{7}$ B to A_{0} $\sim A_{15}$ C to A_{0} $\sim A_{15}$ C to A_{0} $\sim A_{7}$ B to A_{8} $\sim A_{15}$
	baa MD		x	0- 0-0	x x	х з	( x ( x			11 101 1 10 110 1 10 110 1 10 101 1 10 101 1 10 111 0 11 010 1	101 A2 101 ED 101 ED 101 ED 101 ED 101 ED 101 ED 101 ED 101 ED	2 2 2 2	(11 B + 0) 4 (11 B - 0) 4 (11 B + 0) 4	21 16 16 21	$B to Ag ~ A_{15}$ C to A <sub>0</sub> - A <sub>7</sub> B to Ag - A <sub>15</sub> C to A <sub>0</sub> - A <sub>7</sub> B to Ag ~ A <sub>15</sub> C to A <sub>0</sub> - A <sub>7</sub> B to Ag - A <sub>15</sub> C to A <sub>0</sub> - A <sub>7</sub> B to A <sub>8</sub> - A <sub>15</sub>
	DAR RAD BADR		x	0- 0-0	x x x	х 3 х 3	с х с х с •	ì		11 101 1 10 110 1 10 110 1 10 101 1 10 101 0 11 101 1 10 111 0	101 A2 101 ED 101 ED 101 ED 101 ED 101 ED 101 ED 101 ED 101 ED 101 ED	2 2 2 2 2	3 (1) B = 0) (1) B = 0) (1) B = 0) (1) B = 0)	21 Di 16 21 16	$B to A_{B} \sim A_{15}$ C to A_{0} - A_{7} B to A_{0} - A_{7} B to A_{0} - A_{7} B to A_{0} - A_{7} C to A_{0} - A_{7} B to A_{3} - A_{15} C to A_{0} - A_{7} B to A_{3} - A_{15}
	HAD HAD HADR OUT (n), A	B = B - 1 HL = HL + 1 (HL) = (C) B = B - 1 HL = HL + 1 HU, = HL + 1 HU, = HL + 1 HU = (C) B = B - 1 HL = HL - 1 (HL) = (C) B = B - 1 HL = HL - 1 (HL) = (C) B = B - 1 HL = HL - 1 (HL) = (C) B = B - 1 HL = HL - 1 (HL) = (C) B = -1 HL	x	0-0-0-++	x x x	* 3 * 3	( X ) ( X ) ( X ) ( * )	1		■ 200 ( 11 101 ) 10 110 ( 11 201 ) 10 101 ( 11 201 ) 11 020 ( 11 101 )	101 A2 101 A2 101 ED 101 ED 101 ED 101 ED	2 2 2 2 2 2	8 (11 B ≠ 0) 4 (11 B − 0) 4 (11 B − 0) 4 (11 B − 0) 3	21 06 16 21 16 31	B to $A_B \sim A_{15}$ C to $A_0 = A_7$ B to $A_0 = A_7$ C to $A_0 = A_7$ Acc. to $A_0 = A_7$
	HAD HAD HADR OUT (n), A OUT (C), r	B = B - 1 HL = HL + 1 (HL) = (C) B = B - 1 HL = HL + 1 Buppet until B = 0 (HL) = (C) B - B - 1 HL = HL - 1 (HL) = (C) B - B - 1 HL = HL - 1 Ruppet until B = 0 (n) = A (C) = r PC3 = (HL) B - B - 1 HL = HL + 1 (C) = (HL)	x x x	0-0-0-++0	x x x x	ц к к к к к к к к к к к к к к к к к к к	( X ) ( X ) ( X ) ( * )	1 - - L	x •	11 600 ( 11 101 2 10 110 ( 10 110 ( 11 601 ( 11 601 ( 11 601 ( 11 601 ( 11 601 ( 11 101 1) 11 600 ( 11 101 1) 10 100 ( 11 101 1)	1010         A2           1011         A2           1011         B2           1011         B2           1011         B2           1011         B2           1011         B3           1011         B3           1011         A3           1011         ED           1011         A3           1011         ED	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	(11 B + 0) (11 B - 0) 4 (11 B - 0) 4 (11 B + 0) 3 3 3 4 5	21 06 16 21 16 11 12 36 23	$B to Ag ~ A_{15}$ $C to A_0 - A_7$ $B to A_0 - A_7$ $C to A_0 - A_7$ $B to A_0 - A_1$ $C to A_0 - A_1$
	RID RID DIDR OUT (n), A OUT (C), r OUT	B = B = 1 HL = HL + 1 (HL) = (C) B = B = 1 HL = HL + 1 Bepest uch1 B = 0 (HL) = (C) D = B = 1 HL = HL = 1 Repeat unt1 B = 0 (m) = A (C) = r (C) = (HL) B = B = 1 HL = HL + 1	х х 	0- 0-0- ++0-0	× × × × ×	ц к к к к к к к к к к к к к к к к к к к		1 - - L	x • •	11 101 1 10 101 0 11 101 1 10 101 0 11 101 1 10 101 0 11 010 0 11 010 0 11 010 0 11 010 0 11 001 0 10 100 0 10 00 0 10 000 0 10 000 0 10 000 0 10 000 0 10 000 0 10 0000	1010         A2           1011         A2           1011         B2           1011         B2           1011         B2           1011         B2           1011         B3           1011         B3           1011         A3           1011         ED           1011         A3           1011         ED	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	E (11 B ± 0) (11 B - 0) 4 (11 B ± 0) (11 B ± 0) 3 3 3	21 16 21 16 11 12 36 21 16	$B to Ag ~ A_{15}$ $C to A_0 - A_7$ $B to A_0 - A_7$ $C to A_0 - A_7$ $B to A_0 - A_7$

NOTE: () If the result of 5 -1 is seen the Z flag is set, oth (2) Z flag is not upon instruction completion only.

<sub>e</sub>r

6

100 570

"Reproduced by permission #1985 Zliog, Inc. This material shall not be reproduced without the written consent of Zliog, inc."

-

Input and Output Group	Harmonic	Byraholi Operatio					7	aga (	7/¥	н с	Opendo 70 300 210 Nec		No.et H Oydes		Commente
(Continued)	OTOR	(C) → (KL) B ← B − 1 ML → HL − 1 Bapert unbil B	- 0	x	<b>C</b>		X	X	I	1 1	11 101 101 ED 10 111 011	2 2	5 (8 8≠0) 4 (8 8=0)	36	C to Aq ~ Ay B to Aq - A <sub>15</sub>
	HOTE () Z	leg = eel upon instruct		, i da	on un	the state							,		
Summary of Flag	Instruction		Dy 4	z		n		2/1	. 11	P# C	Commente				
Operation	ADD A, E / SUB a; SBC AND a OB a, XOB	A. & CP & NEG	E E E	1	XXXI	1	MMMM	Y P P	1 0 0	1 0]	8-bit add or add wil 8-bit subtract, subtr Logical operations.			pere end	l negate accumulator.
	DEC + ADD DD, + ADC NL, +		L L L	1		I I XX	INXXX	¥ ¥ ¥	1	-	8-bit increment, 8-bit decrement, 16-bit odd, 18-bit odd,				
	BBC HL, 16 BLA, BLCA BL 10; BLC	, ARA; ARCA m, AB =:		2	NXXX X	X 0.0	N X X	V + P	-		Hotels and with darr 16-bit subtract with Rotels accumulator. Rotels and shift long	Calify.			
	RRC m; S SRA m; B RLD: RRD DAA		ł	ł	XX	0 I	XX	P P	0	•	Rotate digit left and Decimal adjust accu	mulator.			
	CPL SCF CCF IN + (C)			-	XXXX	10 % 0	XXXX		000		Complement accum Set carry. Complement carry Input require indire				
	THE, IND, O	OTIR: OTOR	***	L L X	XXXX	XXOD	****	XLO	100		Block input and out Block transfer instru	put. Z e			
	CPI; CPIR;	CPD; CPDR	î.	î.	X	x	×	i IPF	i o	1	il 3C ≠ 0, others	ane P/V	= 0.		therwise Z = 0. P/V = 1. () is copied tpto the P/V ileg.
_	BRT b, u		×	1	X	I	x	X	U	•	The state of bit b of	location	r la copie	d min the	Z Beg.
Symbolic	Symbol			Орі	irci	lon					Symbol				Operation
Notation	S	Sign flag. S =									1			locted (	according to the result of the
	Ź P/V	Zero flag. Z =										opera The A			
	177 V	Parity or overfill (V) share the s													ed by the operation. the operation.
		this flag with th									1				a operation.
		arithmetic oper									÷ i		ag II a		
		overflow of the									= ¥				cording to the overflow resul
		I if the result of										of the	operati	on.	•
	н	result is odd. I the result of the Hall-carry flag	a ope	mati	οń	proc	luo	ed a	n 01	/erfic		the of	paration		cording it the parity result o registers A. B. C. D. E. H. L
	••	operation prod													or all the addressing modes
		bit 4 of the acc				f 410	~ ~								cular Instruction.
	N	Add/Subtract f								4.		allow	d for th	at tost	for all the addressing modes ruction.
		tion was a subt				3070	LtmC	tion	) wit	h the	li i	Any c	anar ol itt	ie two i	
	ная	H and N flags	are u					-		- lu		Date	1		index registers IX or IY.
	HAN	H and N flags decimal adjust	are u Instr	ucik	on (	DA	Á) (						ih count	ter.	
	H&N	H and N flags	tré u Instr into p iract	uctik pack ion	on ( ved	DA. BCI	A) ( D fo	rma	t İol	lowlr		8-bit	alue in	ter. Tänge	< 0, 255 >. < 0, 65535 >.

"Reproduced by permission #1963 Zliog, Inc. This material shall not be reproduced without the written consent III Zliog, Inc." 177. - 7

....

8929

Pin Descriptions **A**<sub>0</sub>-**A**<sub>15</sub>. Address Bus (output, active High, 3-state). A<sub>0</sub>-A<sub>15</sub> form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

**BUSACE.** Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus. and control signals MREO, IORO, RD, and WR have entered their highimpedance states. The external circuitry can now control these lines.

**BUSREQ.** Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORO, RD, and WR to go to a highimpedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

 $D_0$ - $D_7$ . Data Bus (input/output, active High, 3-state).  $D_0$ - $D_7$  constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

**HALT.** Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal softwarecontrolled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.

**IORQ.** Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with MI during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus. **M1.** Machine Cycle One (output, active Low). M1, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M1, together with IORQ, indicates an interrupt acknowledge cycle.

**MREQ.** Memory Reguest (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

**NMI.** Non-Moskable Interrupt (input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

**RD**. Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

**RESET.** Reset (input, active Low). RESET initializes the CPU as follows: It resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

**RFSH.** *Refresh* (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a reiresh address to the system's dynamic memories.


WAIT. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continuès to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

WR. Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location. The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

**Instruction Opcode Fetch.** The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus. The basic clock period II referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

The CPU samples the WAIT input with the falling edge of clock state  $T_2$ . During clock states  $T_3$  and  $T_4$  of an MI cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE: Tw-Wat cycle added when necessary for now entitiery devices.

Figure 5. Instruction Opcode Fetch

2005-882

"Reproduced by permission #1963 Zilog, Inc. This material shell not be reproduced without the written consent at Zilog, Inc."

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch (MI) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle,  $\overrightarrow{\text{MREQ}}$  also becomes active when the address bus is stable. The  $\overrightarrow{\text{WR}}$  line is active when the data bus is stable, so that it can be used directly as an R/W pulse to most semiconductor memories.





Figure E. Hemory Read or Write Cycles.

2005-863

**Input or Output Cycles.** Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically


inserts a single Walt state  $(T_w)$ . This extra Walt state allows sufficient time for an I/O port to decode the address from the port address lines.



NOTE: Tw+ = One Walt cycle eutomatically inserted by CPU.

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an Interrupt is accepted, a special MI cycle is generated. During this MI cycle, IORQ becomes active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.




NOTE: I) TL= Let date of previous instruction.

2) Two Wait cycles automatically inserted by CPU(\*).

Figure E Interrupt Request/Acknowledge Cycle

Non-Maskable Interrupt Request Cycle. NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing II similar to that of a normal instruction fatch except that data put on the bus by the memory  $\blacksquare$  ignored. The CPU instead executes a restart (RST) operation and jumps to the NMI service routine located at address 0066H (Figure 9).



\*Although NHI is an asynchronous input, to quarantee its being recognized on the following machine cycle. NHI's falling adge

must occur no later than the rising edge of the clock cycle preceding  $T_{LAST}$ .

Figure 9. Non-Maskable Interrupt Request Operation

**Bus Request/Acknowledge Cycle.** The CPU samples <u>BUSREQ</u> with the rising edge of the last clock period of any machine cycle (Figure 10). If <u>BUSREQ</u> is active, the CPU sets its address, data, and <u>MREQ</u>, IORQ, RD, and WR

lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.





Figure 18. Z-BUS Request/Acknowledge Cycls

2005-0218, 685

Halt Acknowledge Cycle. When the CPU receives a Halt instruction, it executes NOP states until either an INT or NMI input is received. When in the Halt state, the HALT output  $\blacksquare$  active and remains so until an interrupt is received (Figure 11).





**Reset Cycle.** RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes

inactive, three internal T cycles are consumed before the <u>CPU</u> resumes normal processing operation. <u>RESET</u> clears the PC register, so the first opcode fetch will be to location 0000 (Figure 12).




Figure 12. Resot Cycle

"Réproduced by permission #1983 Zilog, inc. This material shalf not be reproduced without the written consent of Zilog, Inc."

Mary Inc.		-	200	CPU	210	L CPU	2003	CPU	70011	departs.
Fumber	Symbol	Porameter	Min	Max	Min	Max	Min	Max	Min	CPU Max
3	TcC	Clock Cycle Time	400*		250*		165*		125*	
2	TwCh	Clock Pulse Width (High)	180*		110*		65*		55*	
3	TwCl	Clock Pulse Width (Low)	180	2000	110	2000	65	2000	55	0000
4	TIC	Clock Fall Time	_	30	_	30		20		2000
5 —	TrC	- Clock Rise Time		30		- 30		- 20		10
6	TdCr(A)	Clock   to Address Valid Delay	~	145	_	110		90		10
7	TdA(MREQi)	Address Valid to MREQ I Delay	125*	-	65*	_	35*	-	20*	90 —
8	Tack(MREQ!)	Clock I to MREQ I Delay		100	~	85		70		~
9	TdCr(MREQr)	Clock   to MREQ   Delay		100		85	_	20	_	60
10	TwMREQh	- MREQ Pulse Width (High)	- 170*-					20	-	60
11	TwMREQ1	MREQ Pulse Width (Low)	360*	_	220°	_	135*		45'-	_
12	TdCI(MREQr)	Clock I to MREQ   Delay	_	100		85	-	70	100*	
13	TdCl(RDi)	Clock   to RD   Delay		130	_	95		80	-	60
14	TdCr(RDr)	Clock I to RD / Delay		100		85	_		-	70
15 —	TsD(Cr)	- Data Setup Time to Clock I	- 50			00		70		60
16	ThD(RDr)	Data Hold Time to RD 1		0	_			0		-
17	T=WAIT(C!)	WAIT Setup Time to Clock I	70	_	70	_	60	0		0
18	ThWAIT(CI)	WAIT Hold Time after Clock I		0	_	0		_	50	-
19	TdCr(M1I)	Clock 1 to MI   Delay		130	_	100	_	. 0	_	0
20 —	TdCr(Mir)	- Clock I to MI I Delay		- 130		-100		80 :80	<u> </u>	70
21	TdCr(RFSHi)	Clock 1 to AFSH 1 Delay		180		130				-70
22	TdCr(RFSHr)	Clock 1 to RFSH 1 Delay	_	150	_	120	ň		<u> -</u> .	95
23	TdCI(RDr)	Clock L to RD 1 Delay	_	110		85	-	100.		85
24 🦿	TdCr(RD()	Clock 1 to RD 1 Delay		100	_	85.	_	70	-	60
<b>2</b> 5 —	TaD(Cl)	Data Setup to Clock i during M <sub>2</sub> , M <sub>3</sub> , M <sub>4</sub> or M <sub>5</sub> Cycles	- 60		— 50 —			70	- 30	60 
26	IdA(IORQi)	Address Stable prior to IORQ	320*	_	180*		110*	<u>.                                    </u>	761	
27	IdCr(IORQ!)	Clock 1 to IORQ 1 Delay	_	90	_	75		65	75*	
26 3	[dCl(lORQr)	Clock I to IORO I Delay	_	110	_	65	_	70		55
29 1	[dD(WRi)	Data Stable prior to WR 1	190*	-	80*	_	25'	20	5*	60
30 — 1	[dCl(WRi)	Clock   to WR   Delay		- 90		- 80		-70	а.	
31 7	wwR	WR Pulse Width	360*		220*	_	135*	10	100*	- 60 -
32 1	dCl(WRr)	Clock I to WR I Delay	_	100	_	80		70		
33 7	dD(WRf)	Data Stable prior to WA I	20*	_	-10*	_	-55"			60
34 1	(dCr(WRf)	Clock   to WR   Delay	_	80	_	65			55*	
35 — 7	'dWRr(D)	Data Stable from WR !	- 120*—		— <del>6</del> 0°—			60	-	55
36 1	CI(HALT)	Clock   to HALT   or	_	300		300		200	—15*÷ -	
37 7	WNMI	NMI Pulse Width	80	_	80	-		260		225
<b>36</b> T	aBUSREQ(Cr)	BUSREO Setup Time to Clock I	80	_	50	_	50	-	60* 40	

æ

\*For clock periods other than the minimum shown in the table, calculate parameters using the expressions in the table on the following page. 1 Units in nanoseconds (ns). All timings are proliminary and asbject to change.

# "Reproduced by permission #1063 Zitog, Inc. This material shall not be reproduced without the written consent of Zitog, Inc."

23

100 070

AC Char	acteristics (Con	(inued)								
Number	Symbol	Percenteter.	200 Min	CPU Max	Z90A Min	CPU Max	200 Min	Max	Zicin Min	I CPU† Max
39	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock 1	0		0		0	-		_
40 —	-TdCr(BUSACKI)-	-Clock 1 to BUSACK 1 Delay	-	- 120		- 100 -		90		- 80
41	TdCf(BUSACKr)	Clock I to BUSACK ! Delay	_	110	•	100	_	90	_	80
42	TdCr(Dz)	Clock I to Data Float Delay	-	90	_	90	-	80	_	70
43	TdCr(CTz)	Clock I to Control Output Float Delay (MREQ, IORQ, RD, and WR)		110	-	80	-	70	_	60
44	TdCr(Az)	Clock I to Address Float Delay	_	110	_	90	_	80		70
45	-TdCTr(A)	WREQ I, IORQ I, RD I, and	- 160*				35"		20*	
46	TaRESET(Cr)	RESET to Clock I Setup Time	90		60	_	60		45	—
47	ThRESET(Cr)	RESET to Clock 1 Hold Time		0	_			0	_	0
48	TsINT(Cr)	INT to Clock 1 Setup Time	80	_	80	_	20	_	55	
49	ThINTr(Cr)	INT to Clock   Hold Time	_	0	· <u> </u>	· 0	_	0	_	0
50 —	-TdM1f(IORQf)-	- MI I to IORQ I Delay	- 920*		565*		365*		270	
51	TdCf(IORQf)	Clock I to IORQ I Delay	_	110	_`	85	_	70	_	60
52	TdCH(IORQr)	Clock I to IORQ I Delay		100		85	_	70	_	60
53	TdCf(D)	Clock i to Data Valid Delay		230	_	150	_	130		115

\*For clock periods other than the minimums shown III the table, calculate parameters using the following expressions. Calculated values above assumed TrC = TfC = 20 ns. † Units in nanoseconds (ns). All timings are preliminary and subject to change.

Footnotes to AC Characteristics

funber	Symbol	200	200.4	2005
1	TeC	TwCh + TwCl + TrC + TIC	TwCh + TwCl + TrC +TIC	TwCh + TwCl + TrC + TiC
2	TwCh	Although static by design, TwCh of greater than 200 µs is not guaranteed	Although static by design, TwCh of greater than 200 ge is not guaranteed	Although static by design, TwCh of greater than 200 µs is not guaranteed
7	-TdA(MREQI)-	-TwCh + TIC - 75	-TwCh + TIC -	-TwCh + TfC - 50
m	TwMREQh	TwCh + TIC - 30	TwCh + TfC - 20	TwCh + TIC - 20
- 11	TwMREQ1	TcC - 40	TcC - 30	ToC - 30
26	TdA(IORQI)	TeC - 80	TcC - 70	TeC - 55
29	TdD(WRI)	ToC - 210	TcC - 170	TcC - 140
31	TwWR	TeC - 40	-TcC - 30	- ToC - 30
33	TaD(WRI)	TwC1 + TrC - 180	TwCi + TrC - 140	TwC1 + TrC = 140
35	TdWRr(D)	TwCl + TrC - 80	TwC1 + TrC = 70	TwC1 + TrC - 55
45	TdCTr(A)	TwCl + TrC - 40	TwCl + TrC - 50	TwC1 + TrC = 50
50	Tem:RIOROD	2TcC + TwCh + TfC - 80	2TcC + TwCh + TfC - 65	$2T_{c}C + T_{w}Ch + T_{i}C - 50$

AC Test Conditions: VIH = 2.0 V VIL = 0.8 V VIL = 0.6 V VIHC = VCC -0.6 V VILC = 0.45 V VOH = 2.0 V VOL = 0.8 V FLOAT = ±0.5 V

.

24

Absolute Maximum Ratings	Storage Temperature65°C to +150°C Temperature under BiasSpecified operating range Voltages on all inputs and outputs with respect to ground0.3 V to +7 V Power Dissipation	
Standard	The characteristics below apply for the	
Test	following standard test conditions, unless	
Conditions	otherwise noted. All voltages are referenced to	¢
	GND (0 V). Positive current flows into the	ť

referenced pin. Available operating

 $+4.75 V \le V_{CC} \le +5.25 V$ 

 $+4.75 V \le V_{CC} \le +5.25 V$ 


\*See Ordering Information section for package temperature range and product number.

temperature ranges are: **S**  $S^* = 0^{\circ}C$  to  $+70^{\circ}C$ ,

■ E\* = -40°C to +85°C,

■ M<sup>•</sup> = -55°C to + 125°C, +4.5 V ≤ V<sub>CC</sub> ≤ +5.5 V Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only: operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure is absolute meximum rating conditions for extended periods may affect device reliability.

All ac parameters assume a load capacitance of 100 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.



DC	Symbol .	Percenter	Min	Max	Unit	Test Condition
Character- istics	VILC	Clock Input Low Voltage	-0.3	0.45	v	
	VIHC	Clock Input High Voltage	Vcc6	Vcc+.3	v	
	ViL	Input Low Voltage	-0.3	0.8	v	
	VIH	Input High Voltage	2.0	Vcc	v	
	VOL	Output Low Voltage		0.4	v	$I_{OL} = 1.8 \text{ mÅ}$
	VOH	Output High Voltage	2.4		v	1 <sub>OH</sub> = -250 µA
	Icc	Power Supply Current 280 280A 280B		150 <sup>1</sup> 200 <sup>2</sup> 200	mA mA mA	
	ILI	Input Leakage Current		10	яA	$V_{IN} = II to V_{CC}$
	ILO	3-State Output Leakage Current in Float	-10	:10 <sup>a</sup>	μA	VOUT = 0.4 to Voc
	1. For militer 2. Typical re	3. A15-A0, D7-D0, MREQ, IORQ, RD, and WR.				

Capacitance	Symbol	Parameter	Min	Max '	Unit	Note
	CCLOCK	Clock Capacitance		35	pF	
	CIN	Input Capacitance		5	pF	Unmeasured pins returned to ground
	COUT	Output Capacitance		10	pF	returned to ground

TA = 25°C, I = 1 MHz.

8085-029

Ordering Information	Product Humber	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
	28400	CE	2.5 MHz	280 CPU (40-pin)	<b>ZB400A</b>	CMB	4.0 MHz	280A CPU (40-pin)
	28400	СМ	2.5 MHz	Same as above	28400A	CS	4.0 MHz	Same as above
	<b>Z8400</b>	СМВ	2.5 MHz	Same as above	28400A	DE	4.0 MHz	Same as above
	28400	CS	2.5 MHz	Same as above	28400A	DS	4.0 MHz	Same as above
	<b>ZB400</b>	DE	2.5 MHz	Same as above	28400A	PE	4.0 MHz	Same as above
	28400	DS	2.5 MHz	Same as above	28400A	PS	4.0 MHz	Same as above
	<b>Z</b> 8400	PE	2.5 MHz	Same as above	28400B	CS	6.0 MHz	280B CPU (40-pin)
	28400	PS	2.5 MHz	Same as above	28400B	DS.	6.0 MHz	Same as above
	28400A	CE	4.0 MHz	280A CPU (40-pin)	28400B	PS	6.0 MHz	Same as above
	28400A	CM	4.0 MHz	Same as above				

\*NOTES: C = Careanic, D = Cercho, E = Plastic; E = -40°C to +85°C, ■ = -55°C to +125°C, MB = -55°C to +125°C with MIL-STD-863 Class B processing, S = 0°C to +70°C.

# **Z8430** Z80° CTC Counter/ **Timer** Circuit

# Product **Specification**

# September 1983

- Four independently programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are reloaded automatically at zero count.
- Three channels have Zero Count/Timeout outputs capable of driving Darlington transistors.

The Z-80 CTC jour-channel counter/timer General Description


Zilog

Features

can be programmed by system software for a broad range of counting and timing applications. The four independently programmable channels of the Z-80 CTC satisfy common microcomputer system requirements for event counting, interrupt and interval timing, and general clock rate generation.

System design a simplified because the CTC connects directly to both the Z-80 CPU and the Z-80 SIO with no additional logic. In larger systems, address decoders and bullers may be required.

Programming the CTC is straightforward:






Figure 1. Pin Functions

Figure 2. Pin Antiguments

B Ę

each channel is programmed with two bytes; a third is necessary when interrupts are enabled. Once started, the CTC counts down, reloads its time constant automatically, and resumes counting. Software timing loops are completely eliminated. Interrupt processing is simplified because only one vector need be specified; the CTC internally generates a unique vector for each channel.

Selectable positive or negative trigger

Standard Z-80 Family daisy-chain interrupt

interrupts without external logic. The CTC may also be used as an interrupt controller.

Interfaces directly to the Z-80 CPU or-for

baud rate generation-to the Z-80 SIO,

structure provides fully vectored, prioritized

initiates timer operation.

The Z-80 CTC requires a single +5 V power supply and the standard Z-80 single-phase system clock. It is fabricated with n-channel silicon-gate depletion-load technology, and packaged in a 28-pin plastic or ceramic DIP.

"Reproduced by permission #1983 Zliog, Inc. This material shall not be reproduced without the written concent of Zilog, Inc."

# Functional Description

The Z-80 CTC has four independent counter/ timer channels. Each channel is individually programmed with two words: a control word and a time-constant word. The control word selects the operating mode (counter or timer), enables or disables the channel interrupt, and selects certain other operating parameters. If the timing mode is selected, the control word also sets a prescaler, which divides the system clock by either 16 or 256. The time-constant word  $\equiv$  a value from 1 to 256.

During operation, the individual counter channel counts down from the preset time constant value. In counter mode operation the counter decrements on each of the CLK/TRG input pulses until zero count is reached. Each decrement is synchronized by the system clock. For counts greater than 256, more than one counter can be cascaded. At zero count, the down-counter is automatically reset with the time constant value.

The timer mode determines time intervals as small as 4  $\mu$ s (Z-80A) or 6.4  $\mu$ s (Z-80) without additional logic or software timing loops. Time intervals are generated by dividing the system clock with a prescaler that decrements

Architecture

The CTC has four major elements, as shown in Figure 3.

- CPU bus I/O
- Channel control logic
- Interrupt logic
- Counter/timer circuits

**CPU Bus I/O.** The CPU bus I/O circuit decodes the address inputs, and interfaces the CPU data and control signals to the CTC for distribution on the internal bus. .a preset down-counter.

Thus, the time interval is an integral multiple of the clock period, the prescaler value (16 or 256) and the time constant that is preset in the down-counter. A timer is triggered automatically when its time constant value is programmed, or by an external CLK/TRG input.


Three channels have two outputs that occur at zero count. The first output is a zerocount/timeout pulse at the 2C/TO output. The fourth channel (Channel 3) does not have a 2C/TO output; interrupt request is the only output available from Channel 3.

The second output is Interrupt Request (INT), which occurs if the channel has its interrupt enabled during programming. When the Z-80 CPU acknowledges Interrupt Request, the Z-80 CTC places an interrupt vector on the data bus.

The four channels of the Z-80 CTC are fully prioritized and fit into four contiguous slots in a standard Z-80 daisy-chain interrupt structure. Channel 0 is the highest priority and Channel 3 the lowest. Interrupts can be individually enabled (or disabled) for each of the four channels.

**Internal Control Logic.** The CTC internal control logic controls overall chip operating functions such as the chip enable, reset, and read/write logic.

**Interrupt Logic.** The interrupt control logic ensures that the CTC interrupts interface properly with the 2-80 CPU interrupt system. The logic controls the interrupt priority of the CTC as a function of the IEI signal. If IEI is High, the CTC has priority. During interrupt



**Figure 3. Functional Block Diagram** 

BO CIC

# Architecture (Continued)

processing, the interrupt logic holds IEO Low, which inhibits the interrupt operation on lower priority devices. If the IEI input goes Low, priority II relinquished and the interrupt logic drives IEO Low.

If a channel is programmed to request an interrupt, the interrupt logic drives IEO Low at the zero count, and generates an INT signal to the Z-80 CPU. When the Z-80 CPU responds with interrupt acknowledge (MI and IORQ), then the interrupt logic arbitrates the CTC internal priorities, and the interrupt control logic places a unique interrupt vector on the date bus.

If an interrupt  $\blacksquare$  pending, the interrupt logic holds IEO Low. When the Z-80 CPU issues a Return From Interrupt (RETI) instruction, each peripheral device decodes the first byte (ED<sub>16</sub>). If the device has a pending interrupt, it raises IEO (High) for one MI cycle. This ensures that all lower priority devices can decode the entire RETI instruction and reset properly.




Figure 4. Counter/Timer Block Diegram

**Counter/Timer Circuits.** The CTC has four independent counter/timer circuits, each containing the logic shown in Figure 4.

**Channel Control Logic.** The channel control logic receives the 8-bit channel control word when the counter/timer channel is programmed. The channel control logic decodes the control word and sets the following operating conditions:

- Interrupt enable (or disable)
- Operating mode (timer or counter)
- Timer mode prescaler factor (16 or 256)
- Active alope for CLK/TRG input
- Timer mode trigger (automatic or CLK/TRG input)
- Time constant data word to follow
- Software reset

Time Constant Register. When the counter/ timer channel is programmed, the time constant register receives and stores an 8-bit time constant value, which can be anywhere from 1 to 256 (0 = 256). This constant is automatically loaded into the down-counter when the counter/timer channel is initialized, and subsequently after each zero count.

**Prescaler.** The prescaler, which is used only in timer mode, divides the system clock frequency by a factor of either 16 or 256. The prescaler output clocks the down-counter during timer operation. The effect of the prescaler on the down-counter is a multiplication of the system clock period by 16 or 256. The prescaler factor is programmed by bit 5 of the channel control word.

**Down-Counter.** Prior to each count cycle, the down-counter is loaded with the time constant register contents. The counter is then decremented one of two ways, depending on operating mode:

- By the prescaler output (timer mode)
- By the trigger pulses into the CLK/TRG input (counter mode)

Without disturbing the down-count, the Z-80 CPU can read the count remaining at any time by performing an I/O read operation at the port address assigned to the CTC channel. When the down-counter reaches the zero count, the ZC/TO output generates a positivegoing pulse. When the interrupt is enabled, zero count also triggers an interrupt request signal (INT) from the interrupt logic.

2041-0158

# Programming

Each Z-80 CTC channel must be programmed prior to operation. Programming consists of writing two words to the I/O port that corresponds to the desired channel. The first word is a control word that selects the operating mode and other parameters; the second word II a time constant, which is a binary data word with a value from 1 to 256. A time constant word must be preceded by a channel control word.

After initialization, channels may be reprogrammed at any time. If updated control and time constant words are written to a channel during the count operation, the count continues to zero before the new time constant is loaded into the counter.

If the interrupt on any 2-80 CTC channel is enabled, the programming procedure should also include an interrupt vector. Only one vector II required for all four channels, because the interrupt logic automatically modifies the vector for the channel requesting service.

A control word is identified by a 1 in bit 0. A 1 in bit 2 indicates a time constant word is to follow. Interrupt vectors are always addressed to Channel 0, and identified by a 0 in bit 0.

**Addressing.** During programming, channels are addressed with the channel select pins  $CS_1$  and  $CS_2$ . A 2-bit binary code selects the appropriate channel as shown in the following table.

Channel	CS <sub>1</sub>	CS	
 0	0	0	
1	0	1	
2	1	0	
3	1	1	

**Reset.** The CTC has both hardware and software resets. The hardware reset terminates all down-counts and disables all CTC interrupts by resetting the interrupt bits in the control registers. In addition, the ZC/TO and Interrupt outputs go inactive, IEO reflects IEI, and  $D_0$ - $D_7$  go to the high-impedance state. All channels must be completely reprogrammed after a hardware reset.

The software reset is controlled by bit 1 in the channel control word. When a channel receives a software reset, it stops counting. When a software reset is used, the other bits in the control word also change the contents of the channel control register. After a software reset a new time constant word must be written to the same channel.

If the channel control word has both bits  $D_1$ and  $D_2$  set to 1, the addressed channel stops operating, pending a new time constant word. The channel is ready to resume after the new constant is programmed. In timer mode, if  $D_3 = 0$ , operation is triggered automatically when the time constant word is loaded.

**Channel Control Word Programming.** The channel control word is shown in Figure 5. It sets the modes and parameters described below.

Interrupt Enable. D<sub>7</sub> enables the interrupt, so that an interrupt output (INT) is generated at zero count. Interrupts may be programmed in either mode and may be enabled or disabled at any time.

Operating Mode. D<sub>6</sub> selects either timer or counter mode.

Prescaler Factor. (Timer Mode Only). D<sub>5</sub> selects factor—either 16 or 256.

Trigger Slope. D<sub>4</sub> selects the active edge or slope of the CLK/TRG input pulses. Note that reprogramming the CLK/TRG slope during operation is equivalent to issuing an active edge. If the trigger slope is changed by a control word update while a channel is pending operation in timer mode, the result is the same as a CLK/TRG pulse and the timer starts. Similarly, if the channel is in counter mode, the counter decrements.




Figure 5. Channel Control Word

# (Continued)

Programming Trigger Mode (Timer Mode Only). D3 selects the trigger mode for timer operation. When D<sub>3</sub> is reset to 0, the timer is triggered automatically. The time constant word is programmed during an I/O write operation, which takes one machine cycle. At the end of the write operation there is a setup delay of one clock period. The timer starts automatically (decrements) on the rising edge of the second clock pulse (T2) of the machine cycle following the write operation. Once started, the timer runs continuously. At zero count the timer reloads automatically and continues counting without interruption or delay, until stopped by a reset.

> When D<sub>3</sub> is set to 1, the timer is triggered externally through the CLK/TRG input. The time constant word is programmed during an I/O write operation, which takes one machine cycle. The timer is ready for operation on the rising edge of the second clock pulse (T2) of the following machine cycle. Note that the first timer decrement follows the active edge of the CLK/TRG pulse by a delay time of one clock cycle if a minimum setup time to the rising edge of clock is met. If this minimum is not met, the delay is extended by another clock period. Consequently, for immediate triggering, the CLK/TRG input must precede T<sub>2</sub> by one clock cycle plus its minimum setup time. If the minimum time is not met, the timer will start on the third clock cycle (T<sub>3</sub>).

Once started the timer operates continuously, without interruption or delay, until stopped by a reset.

Time Constant to Follow. A 1 in D<sub>2</sub> indicates that the next word addressed to the selected channel is a time constant data word for the time constant register. The time constant word may be written at any time.

A 0 in D<sub>2</sub> indicates no time constant word is to follow. This is ordinarily used when the channel is already in operation and the new channel control word is an update. A channel will not operate without a time constant value. The only way to write a time constant value is to write a control word with D<sub>2</sub> set.

> Dr D. O. D. B. B. D. D. TC. inc. TC.

Figure 8. Time Constant Word

Software Reset. Setting D<sub>1</sub> to 1 causes a software reset, which is described in the Reset nection.

Control Word, Setting Do to 1 identifies the word as a control word.

Time Constant Programming. Before a channel can start counting it must receive a time constant word from the CPU. During programming or reprogramming, a channel control word in which bit 2 is set must precede the time constant word to indicate that the next word is a time constant. The time constant word can be any value from 1 to 256 (Figure Note that 00<sub>16</sub> is interpreted as 256.

In timer mode, the time interval is controlled by three factors:

- The system clock period (φ)
- The prescaler factor (P), which multiplies the interval by either 16 or 256
- The time constant (T), which is programmed into the time constant register-

Consequently, the time interval is the product of  $\phi \times P \times T$ . The minimum timer resolution is  $16 \times \phi$  (4 µs with a 4 MHz clock). The maximum timer interval is  $256 \times \phi \times 256$  (16.4 ms with # 4 MHz clock). For longer intervals timers may be cascaded.

Interrupt Vector Programming. 11 the Z-80 CTC has one or more interrupts enabled, it can supply interrupt vectors to the Z-80 CPU. To do so, the Z-80 CTC must be pre-programmed with the most-significant live bits of the interrupt vector. Programming consists of writing a vector word to the I/O port corresponding to the Z-80 CTC Channel 0. Note that D<sub>0</sub> of the vector word is always zero, to distinguish the vector from a channel control word. D<sub>1</sub> and D<sub>2</sub> are not used in programming the vector word. These bits are supplied by the interrupt logic to identify the channel requesting interrupt service with a unique interrupt vector (Figure 7). Channel 0 has the highest priority.




Figure 7. Interrupt Vector Word

**CE.** Chip Enable (input, active Low). When enabled the CTC accepts control words, interrupt vectors, or time constant data words from the data bus during an I/O write cycle; or transmits the contents of the down-counter to the CPU during an I/O read cycle. In most applications this signal is decoded from the eight least significant bits of the address bus for any of the four I/O port addresses that are mapped to the four counter-timer channels.

**CLK.** System Clock (input). Standard singlephase Z-80 system clock.

**CLK/TRGg-CLK/TRGg.** External Clock/Timer Trigger (input, user-selectable active High or Low). Four pins corresponding to the four 2-80 CTC channels. In counter mode, every active edge on this pin decrements the down-counter. In timer mode, an active edge starts the timer.

**C5**<sub>0</sub>-**C5**<sub>1</sub>. Channel Select (inputs active High). Two-bit binary address code selects one of the four CTC channels for an I/O write or read (usually connected to  $A_0$  and  $A_1$ ).

**D<sub>0</sub>-D<sub>7</sub>.** System Data Bus (bidirectional, 3-state). Transfers all data and commands between the Z-80 CPU and the Z-80 CTC.




Figure 8. A Typical Z-80 Environment

**IEI.** Interrupt Enable In (input, active High). A High indicates that no other interrupting devices of higher priority in the daisy chain are being serviced by the Z-80 CPU.

**IEO.** Interrupt Enable Out (output, active High). High only if IEI is High and the Z-80 CPU is not servicing an interrupt from any Z-80 CTC channel. IEO blocks lower priority devices from interrupting while a higher priority interrupting device is being serviced.

INT. Interrupt Request (output, open drain, active Low). Low when any 2-80 CTC channel that has been programmed to enable interrupts has a zero-count condition in its down-counter.

**IORQ.** Input/Output Request (input from CPU, active Low). Used with CE and RD to transfer data and channel control words between the Z-80 CPU and the Z-80 CTC. During a write cycle, IORQ and CE are active and RD inactive. The Z-80 CTC does not receive a specific write signal; rather, it internally generates its own from the inverse of an active RD signal. In a read cycle, IORQ, CE and RD are active; the contents of the down-counter are read by the Z-80 CPU. If IORQ and MI are both true, the CPU is acknowledging an interrupt request, and the highest priority interrupting channel places its interrupt vector on the Z-80 data bus.

**M1.** Machine Cycle One (input from CPU, active Low). When M1 and IORQ are active, the Z-80 CPU is acknowledging an interrupt. The Z-80 CTC then places an interrupt vector on the data bus if it has highest priority, and if a channel has requested an interrupt (INT).

**RD.** Read Cycle Status (input, active Low). Used in conjunction with IORQ and CE to transfer data and channel control words between the Z-80 CPU and the Z-80 CTC.

**RESET.** Reset (input active Low). Terminates all down-counts and disables all interrupts by resetting the interrupt bits in all control registers; the ZC/TO and the Interrupt outputs go inactive; IEO reflects IEI; D<sub>0</sub>-D<sub>7</sub> go to the high-impedance state.

**ZC/TO<sub>0</sub>-ZC/TO<sub>2</sub>.** Zero Count/Timeout (output, active High). Three ZC/TO pins corresponding to Z-80 CTC channels 2 through II (Channel 3 has no ZC/TO pin). In both counter and timer modes the output is an active High pulse when the down-counter decrements to zero.

Timing

**Read Cycle Timing.** Figure 9 shows read cycle timing. This cycle reads the contents of a down-counter without disturbing the count. During clock cycle  $T_2$ , the Z-80 CPU initiates a read cycle by driving the following inputs Low: RD, IORQ, and CE. A 2-bit binary code at inputs CS<sub>1</sub> and CS<sub>0</sub> selects the channel to be read. M1 must be High to distinguish thiscycle from an interrupt acknowledge. No additional wait states are allowed.




Figure 9. Read Cycle Timing

Write Cycle Timing. Figure 10 shows write cycle timing for loading control, time constant or vector words.

The CTC does not have  $\mathbf{z}$  write signal input, so it generates one internally when the read ( $\overline{RD}$ ) input is High during T<sub>1</sub>. During T<sub>2</sub> IORQ and CE inputs are Low. MI must be High to distinguish a write cycle from an interrupt acknowledge. Å 2-bit binary code at inputs CS<sub>1</sub> and CS<sub>0</sub> selects the channel to be addressed, and the word being written is placed on the Z-B0 data bus. The data word is




Figure 10. Write Cycle Timing

latched into the appropriate register with the rising edge of clock cycle  $T_3$ .




Figure 11. Timer Mode Timing

Timer Operation. In the timer mode, a CLK/TRG pulse input starts the timer (Figure 11) on the second succeeding rising edge of CLK. The trigger pulse is asynchronous, and it must have a minimum width. A minimum lead time (210 ns) is required between the active edge of the CLK/TRG and the next rising edge of CLK to enable the prescaler on the following clock edge. If the CLK/TRG edge occurs closer than this, the initiation of the timer function is delayed one clock cycle. This corresponds to the startup timing discussed in the programming section. The timer can also be started automatically if so programmed by the channel control word.




Figure 12. Counter Mode Timing

Counter Operation. In the counter mode, the CLK/TRG pulse input decrements the downcounter. The trigger is asynchronous, but the count is synchronized with CLK. For the decrement to occur on the next rising edge of CLK, the trigger edge must precede CLK by a minimum lead time as shown in Figure 12. If the lead time is less than specified, the count is delayed by one clock cycle. The trigger pulse must have a minimum width, and the trigger period must be at least twice the clock period.


The ZC/TO output occurs immediately after zero count, and follows the rising CLK edge.

1

Ę

# Interrupt Operation

The Z-80 CTC follows the Z-80 system interrupt protocol for nested priority interrupts and return from interrupt, wherein the interrupt priority of a peripheral is determined by its location in a daisy chain. Two lines—IEI and IEO—in the CTC connect it to the system daisy chain. The device closest to the +5 V supply has the highest priority (Figure 13). For additional information on the Z-80 interrupt structure, refer to the Z-80 CPU Product Specification and the Z-80 CPU Technical Manual.



#### Figure 13. Daisy-Chein Interrupt Priorities

Within the Z-80 CTC, interrupt priority is predetermined by channel number: Channel 0 has the highest priority, and Channel 3 the lowest. If a device or channel is being serviced with an interrupt routine, it cannot be interrupted by a device or channel with lower priority until service is complete. Higher priority devices or channels may interrupt the servicing of lower priority devices or channels.

A Z-80 CTC channel may be programmed to request an interrupt every time its downcounter reaches zero. Note that the CPU must be programmed for interrupt mode 2. Some time after the interrupt request, the CPU sends an interrupt acknowledge. The CTC interrupt control logic determines the highest priority channel that is requesting an interrupt. Then, if the CTC IEI input is High (indicating that it has priority within the system daisy chain) it places an 8-bit interrupt vector on the system data bus. The high-order five bits of this vector




Figure 14. Interrupt Acknowledge Timing

were written to the CTC during the programming process; the next two bits are provided by the CTC interrupt control logic as a binary code that identifies the highest priority channel requesting an interrupt; the low-order bit always zero.

Interrupt Acknowledge Timing. Figure 14 shows interrupt acknowledge timing. After an interrupt request, the Z-80 CPU sends an interrupt acknowledge ( $\overline{M1}$  and  $\overline{10RQ}$ ). All channels are inhibited from changing their interrupt request status when  $\overline{M1}$  is active—about two clock cycles earlier than  $\overline{10RQ}$ . RD is High to distinguish this cycle from an instruction fetch.

The CTC interrupt logic determines the highest priority channel requesting an interrupt. If the CTC interrupt enable input (IEI) III High, the highest priority interrupting channel within the CTC places its interrupt vector on the data bus when  $\overline{IORQ}$  goes Low. Two wait states (TWA) are automatically inserted at this time to allow the daisy chain to stabilize. Additional wait states may be added.

Return from Interrupt Timing. At the end of an interrupt service routine the RETI (Return From Interrupt) instruction initializes the daisy chain enable lines for proper control of nested priority interrupt handling. The CTC decodes the 2-byte RETI code internally and determines whether it is intended for a channel being serviced. Figure 15 shows RETI timing.

If several 2-30 peripherals are in the daisy chain, IEI settles active (High) on the chip currently being serviced when the opcode ED<sub>16</sub> is decoded. If the following opcode is 4D<sub>16</sub>, the peripheral being serviced is released and its IEO becomes active. Additional wait states are allowed.




Figure 15. Return From Interrupt Timing

2011-0166, 0167, 0168

<sup>&</sup>quot;Reproduced by permission #1983 Zilog, Inc. This material shall not be reproduced without the written consent of Zilog, Inc."

Absolute Maximum Ratings	with respe Operating Temperat	on all inputs and outputs oct to GND	Stresses greater than those listed under Absolute Maxi- mum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may allect device reliability.						
Test Conditions	following noted. Al (0 V), Por enced pir ranges ar S <sup>*</sup> = ( +4.75 E <sup>*</sup> = +4.75 M <sup>*</sup> =	haracteristics below apply for the test conditions, unless otherwise I voltages are referenced to GND hittve current flows into the refer- h. Available operating temperature e: $0^{\circ}$ C to +70°C, $V \le V_{CC} \le +5.25 V$ -40°C to +85°C, $V \le V_{CC} \le +5.25 V$ -55°C to +125°C, $V \le V_{CC} \le +5.5 V$	*See Ordering Information section for package importance range and product number.						
DC	Symbol	Parameter	Min	Max	Unit	Test Condition			
Character- istics	VILC	Clock Input Low Voltage	-0.3	+ 0.45	v				
	VINC	Clock Input High Voltage	Vcc6	Vec+.3	v				
	THC .				V				
		Input Low Voltage	-0.3	+ 0,8					
	11.1-12	Input Low Vollage Input High Voltage	-0.3 +2.0	+ 0.8 V <sub>CC</sub>	v				
	V <sub>B.</sub>					1 <sub>01.</sub> = 2 mÅ			
	V <sub>B.</sub> V <sub>tH</sub>	Input High Voltage		Vcc	v	$l_{OL} = 2 \text{ mÅ}$ $l_{OH} = -250 \mu \text{Å}$			
	V <sub>II</sub> . V <sub>IH</sub> V <sub>OL</sub>	Input High Voltage Output Low Voltage	+ 2.0	Vcc	v v				
	V <sub>II</sub> . V <sub>IH</sub> V <sub>OL</sub> V <sub>OH</sub>	Input High Voltage Output Low Voltage Output High Voltage	+ 2.0	V <sub>CC</sub> +0.4	V V V				
	V <sub>IL</sub> V <sub>IH</sub> V <sub>OL</sub> V <sub>OH</sub> I <sub>CC</sub>	Input High Voltage Output Low Voltage Output High Voltage Power Supply Current	+ 2.0	V <sub>CC</sub> +0.4 +20	V V V mA	$l_{OH} = -250 \ \mu A$			

Symbol	Parameter	Max	Unit	Condition
CLK	Clock Capacitance	20	pF	Unmeasured plns
CIN	Input Capacitance	5	pF	returned to ground
COUT	Output Capacitance	10	pF	

 $T_A = 25$  °C, f = 1 MHz

8085-0239


"Reproduced by permission #1963 Zilog, Inc. This material shull not be reproduced without the written consent of Zilog, Inc."

.

67

- 44

290 (10



2041-0169

"Reproduced by permission ©1983 Zliog, Inc. This material shall not in reproduced without the written concent of Zliog, Inc."

68

tumber	Symbol	Parameter	Z-80 Min (ns)	CTC Mex (m)	Z-80J Min (ns)	Max (200)	Z-801 Min (ms)	Max (ms)	Koles*
Ł	TeC	Clock Cycle Time	400	pi	250	p	165	11	
2	TwCH	Clock Width (High)	.170	2000	105	2000	65	2000	
3	TwC1	Clock Width (Low)	170	2000	105	2000	55	2000	
4	TfC	Clock Fall Time		30		30		20	
5	TrC	- Clock Rise Time		- 30 -	_	— <b>30</b> -		- 20	
6	Th	All Hold Times	0		0		0		
7	TsCS(C)	CS to Clock 1 Setup Time	250		160		100		
8	TeCE(C)	CE to Clock † Setup Time	200		150		100		
9	TelO(C)	IORO I to Clock   Setup Time	250		115		70		
10	TaRD(C)	- RD I to Clock I Setup Time	- 240 -		- 115 -	_	70		
-11	TdC(DO)	Clock I to Data Out Delay		240		200		130	[2]
12	TdC(DOz)	Clock I to Data Out Float Delay	•	230		110		90	
13	TeDI(C)	Data In to Clock   Setup Time	60		50	,	40		
14	TeM1(C)	MI to Clock   Setup Time	210		90		70		
15 —	TdM1(IEO)	- MI I to IEO I Delay (Interrupt Immediately preceding MI)		300		190		130	[3]
16 -	TdIO(DOI)	IORO I to Data Out Delay (INTA Cycle)		340		160		110	[2]
17	TdIEI(IEOI)	IEI I to IEO I Delay		190		130		100	[3]
18	TdiEl(IEOr)	IEI 1 to IEO 1 Delay (After ED Decode)		220		160		110	[3]
19	TdC(INT)	Clock 1 to INT   Delay	(TeC)	+ 200)		(TeC+	140)	TcC+120	[4]
20 —	TdCLK(INT) -	- CLK/TRG   to INT	() (1)+(19	9) + (26) 9) + (26)	(1		+ (26) + (26) (1	(19) + (26) 1) + (19) + (26)	(5)
21	TeCTR	CLK/TRG Cycle Time	(2TcC)		(2TcC)		2TcC		[5]
22	TrCTR	CLK/TRG Rise Time		50		50		40	
23	TICTR	CLK/TRG Fall Time		50		50		40	
24	TwCTRI	CLK/TRG Width (Low)	200		200		120		
25 —	TwCTRh	CLK/TRG Width (High)	- 200 -	_	- 200 -	_	- 120 -		
26	TsCTR(Cs)	CLK/TRG t to Clock   Setup Time for Immediate Count	300		210		150		[5]
27	TsCTR(Ct)	CLK/TRG 1 to Clock 1 Setup Time for enabling of Prescaler on following clock1	210		210		150		[4]
28	TdC(ZC/TOr)	Clock 1 to 2C/TO 1 Delay		260		190		140	
29	TdC(2C/TOI)	Clock I to ZC/TO I Delay		190		190		140	

[A] 2.5 TeC > (n-2) TdlEl(IEOI) + TdMI(IEO) + TelEI(IO) + TTL buller delay, if any.
 [B] RESET must be active for a minimum of 3 clock cycles.

NOTES:

[1] ToC = TwCh + TwCl + TrC + TrC.
 [2] Increase delay by 10 ns for each 50 pF increase is loading, 200 pF maximum for data lines, and 100 pF for control lines.

[3] Increase delay by 2 na for each 10 pF increase in loading, 100 pF maximum.
[4] Timer mode.
[5] Counter mode.
[6] RESET must be active for a minimum of 3 clock cycles.
\* All timings are preliminary and subject to change.

\*Reproduced by permission #1963 Zliog, Inc. This material shall not be reproduced without the written consent # 2llog, inc."

ų

Product Humber	Puchage/ Tomp	Speed	Description	Product Number	Puckage/ Temp	Speed	Description
28430	CE	2.5 MHz	Z80 CTC (28-pin)	28430A	CMB	4.0 MHz	280A CTC (28-pin)
28430	CM	2.5 MHz	Same as above	28530A	CS	4.0 MHz	Same as above
<b>Z843</b> 0	СМВ	2.5 MHz	Same as above	28430A	DE	4.0 MHz	Same as above
<b>Z84</b> 30	CS	2.5 MHz	Same as above	28430A	DS	4.0 MHz	Same as above
<b>Z84</b> 30	DE	2.5 MHz	Same as above	28430A	PE	4.0 MHz	Same as above
<b>Z</b> 8430	DS	2.5 MHz	Same as above	28430A	PS	4.0 MHz	Same as above
<b>Z</b> 8430	PE	2.5 MHz	Some as above	28430B	CS	6.0 MHz	Same as above
<b>ZB</b> 43Ó	PS	2.5 MHz	Same as above	Z8430B	DS	6.0 MHz	Same as above
28430A	CE	4.0 MHz	280A CTC (28-pin)	<b>Z84</b> 30B	PS	6.0 MHz	Same as above
28430A	CN	4.0 MHz	Same as above				

"NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = -40°C ≡ +85°C, E = -55°C to +125°C, MB = -55°C to +125°C with MiL-STD-983 Class B processing, S = 0°C to +70°C.

00-2022-02

-

"Reproduced by permission •1963 Zilog, Inc. This material shall not be reproduced without the written consent of Zilog, Inc."

# Z8470 Z80° DART Dual Asynchronous Receiver/Transmitter

# Zilog

# Product Specification

# September 1983

- Two independent full-duplex channels with separate modem controls. Modem status can be monitored.
  - In x1 clock mode, data rates are 0 to 500K bits/second with a 2.5 MHz clock, or 0 to 800K bits/second with a 4.0 MHz clock.
  - Receiver data registers are quadruply buffered; the transmitter is doubly buffered.
  - Programmable options include 1, 1½ or 2 stop bits; even, odd or no parity; and x1, x16, x32 and x64 clock modes.

Description

Features


The Z-80 DART (Dual-Channel Asynchronous Receiver/Transmitter) is a dual-channel multi-function peripheral component that satisfies a wide variety of asynchronous serial data communications requirements in microcomputer systems. The Z-80 DART is used as a serial-to-parallel, parallel-to-serial converter/ controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where

- Break generation and detection as well as parity-, overrun- and framing-error detection are available.
- Interrupt features include a programmable interrupt vector, a "status affects vector" mode for fast interrupt processing, and the standard Z-80 peripheral daisy-chain interrupt structure that provides automatic interrupt vectoring with no external logic.
- On-chip logic for ring indication and carrier-detect status.

modem controls are not needed, these lines can be used for general-purpose I/O.

Zilog also offers the 2-80 SIO, a more versatile device that provides synchronous (Bisync, HDLC and SDLC) as well as asynchronous operation.

The Z-80 DART is fabricated with n-channel silicon-gate depletion-load technology, and is packaged in a 40-pin plastic or ceramic DIP.



ISO DEE

2044-002, 007

**WA.** Channel A Or B Select (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the Z-80 DART.

**C/D.** Control Or Data Select (input, High selects Control). This input specifies the type of information (control or data) transferred on the data bus between the CPU and the Z-80 DART.

**CE.** Chip Enable (input, active Low). A Low at this input enables the Z-80 DART to accept command or data input from the CPU during a write cycle, or to transmit data to the CPU during a read cycle.

**CLK**. System Clock (input). The Z-80 DART uses the standard Z-80 single-phase system clock to synchronize internal signals.

**CTSA. CTSB.** Clear To Send (inputs, active Low). When programmed as Auto Enables, Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slowrisetime signals.

**D**<sub>6</sub>-**D**<sub>7</sub>. System Data Bus (bidirectional, 3-state) transfers data and commands between the CPU and the Z-80 DART.

**DCDA.** DCDB. Data Carrier Detect (inputs, active Low). These pins function as receiver enables if the Z-80 DART is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered.

**DTRA**, **DTRB.** Data Terminal Reody (outputs, active Low). These outputs follow the state programmed into the DTR bit. They can also be programmed as general-purpose outputs.

**IEI.** Interrupt Enable In (input, active High) is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

**IEO.** Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this 2-80 DART. Thus, this signal blocks lower priority devices from interrupting while a higher priority device  $\blacksquare$  being serviced by its CPU interrupt service routins.

**INT.** Interrupt Request (output, open drain, active Low). When the Z-80 DART is requesting an interrupt, it pulls INT Low.

**MI.** Machine Cycle One (input from Z-80 CPU, active Low). When MI and RD are both active, the Z-80 CPU is letching an instruction from memory; when MI is active while <u>IORO</u> is active, the Z-80 DART accepts MI and <u>IORO</u> as an interrupt acknowledge if the Z-80 DART is the highest priority device that has interrupted the Z-80 CPU.

**IORQ.** Input/Output Request (input from CPU, active Low). IORQ is used in conjunction with B/A, C/D, CE and RD to transfer commands and data between the CPU and the Z-80 DART. When CE, RD and IORQ are all active, the channel selected by B/A transfers data to the CPU (a read operation). When CE and IORQ are active, but RD is inactive, the channel selected by B/A is written to by the CPU with either data or control information as specified by C/D.

**R×CA**, **R×CB**. Receiver Clocks (inputs). Receive data is sampled on the rising edge of RxC. The Receive Clocks may be 1, 16, 32 or 64 times the data rate.

**RD.** Read Cycle Status. (input from CPU, active Low). If RD is active, a memory or I/O read operation is in progress.

**RxDA**, **RxDB**. Receive Data (inputs, active High).

**RESET.** Reset (input, active Low). Disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls High and disables all interrupts.

**RIA**, **RIB**. *Ring Indicator* (inputs, Active Low). These inputs are similar to CTS and DCD. The Z-80 DART detects both logic level transitions and interrupts the CPU. When not used in switched-line applications, these inputs can be used as general-purpose inputs.

**RTSA**, **RTSB**. Request to Send (outputs, active Low). When the RTS bit is set, the **RTS** output goes Low. When the RTS bit is reset, the output goes High after the transmitter empties.

**TxCA. TxCB.** Transmitter Clocks (inputs). TxD changes on the falling edge of TxC. The Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger bulfered. Both the Receiver and Transmitter Clocks may be driven by the Z-80 CTC Counter Time Circuit for programmable baud rate generation.

**TxDA. TxDB.** Transmit Data (outputs, active High).

W/RDYA, W/RDYB. Wait/Ready (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the 2-80 DART data rate. The reset state is open drain.

"Reproduced by permission #1983 Zkog, Inc. This material shall not III reproduced without the written consent of Zkog, Inc."

# Functional Description

The functional capabilities of the Z-80 DART can be described from two different points of view: as a data communications device, it transmits and receives serial data, and meets the requirements of asynchronous data communications protocols; as a Z-80 family peripheral, II interacts with the Z-80 CPU and other Z-80 peripheral circuits, and shares the data, address and control buses, as well as being a part of the Z-80 interrupt structure. As a peripheral to other microprocessors, the Z-80 DART offers valuable features such as nonvectored interrupts, polling and simple handshake capability.

**Communications Capabilities.** The Z-80 DART provides two independent full-duplex channels for use as an asynchronous receiver/transmitter. The following is a short description of receiver/transmitter capabilities. For more details, refer to the Asynchronous Mode section of the Z-80 SIO Technical Manual. The Z-80 DART offers transmission and reception of five to eight bits per character, plus optional even or odd parity. The transmitter can supply one, one and a half or two stop bits per character and can provide a break output at any time. The receiver break detection logic interrupts the CPU both at the start and end of a received break. Reception is protected from spikes by a transient spike rejection mechanism that checks the signal onehalf a bit time after a Low level is detected on the Receive Data Input. If the Low does not persist-as in the case of a transient-the character assembly process is not started.

**I/O Interface Capabilities.** The Z-80 DART offers the choice of Polling, Interrupt (vectored or non-vectored) and Block Transfer modes to transfer data, status and control information to The first part of the following functional description introduces Z-80 DART data communications capabilities; the second part describes the interaction between the CPU and the Z-80 DART.

The Z-80 DART offers RS-232 serial communications support by providing device signals for external modem control. In addition to dual-channel Request To Send, Clear To Send, and Data Carrier Detect ports, the Z-80 DART also features a dual channel Ring Indicator (RIA, RIB) input to facilitate local/remote or station-to-station communication capability.

Framing errors and overrun errors are detected and buffered together with the character on which they occurred. Vectored interrupts allow fast servicing of interrupting conditions using dedicated routines. Furthermore, a built-in checking process avoids Interpreting a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit is begun.

The Z-80 DART does not require symmetric Transmit and Receive Clock signals—a feature that allows it to be used with a Z-80 CTC or any other clock source. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32 or 1/64 of the clock rate supplied to the Receive and Transmit Clock inputs. When using Channel B, the bit rates for transmit and receive operations must be the same because RxC and TxC are bonded together (RxTxCB).

and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.




Figure 3. Block Diagram

Functional Description (Continued) POLLING. There are no interrupts in the Polled mode. Status registers RR0 and RR1 are updated at appropriate times for each function being performed. All the interrupt modes of the Z-80 DART must be disabled to operate the device in a polled environment.

While in its Polling sequence, the CPU examines the status contained in RR0 for each channel; the RR0 status bits serve as an acknowledge to the Poll inquiry. The two RR0

INTERRUPTS. The Z-80 DART offers an elaborate interrupt scheme that provides last interrupt response in real-time applications. As a member of the Z-80 family, the Z-80 DART can be daisy-chained along with other Z-80 peripherals for peripheral interrupt-priority resolution. In addition, the internal interrupts of the Z-80 DART are nested to prioritize the various interrupts generated by Channels A and B. Channel B registers WR2 and RR2 contain the interrupt vector that points to an interrupt service routine in the memory. To eliminate the necessity of writing a status analysis routine, the Z-80 DART can modify the interrupt vector in RR2 so it points directly to one of eight interrupt service routines. This is done under program control by setting a program bit (WR1, D<sub>2</sub>) in Channel B called "Status Affects Vector." When this bit is set, the interrupt vector in RR2 is modified according to the assigned priority of the various interrupting conditions.

Transmit interrupts, Receive interrupts and External/Status interrupts are the main sources of interrupts. Each interrupt source is enabled under program control with Channel Å having a higher priority than Channel B, and with Receiver, Transmit and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU II interrupted by the transmit buffer becoming empty. (This implies that the transmitter must have had a data character written into it so it can become status bits  $D_0$  and  $D_2$  indicate that a data transfer is needed. The status also indicates Error or other special status conditions (see "Z-80 DART Programming"). The Special Receive Condition status contained in RR1 does not have to be read in a Polling sequence because the status bits in RR1 are accompanied by a Receive Character Available status in RR0.

empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on the first received character
- Interrupt on all received characters
- Interrupt on a Special Receive condition

Interrupt On First Character is typically used with the Block Transfer mode. Interrupt On All Receive Characters can optionally modify the interrupt vector in the event of a parity error. The Special Receive Condition interrupt can occur on a character basis. The Special Receive condition can cause an interrupt only if the Interrupt On First Receive Character or Interrupt On All Receive Characters mode is selected. In Interrupt On First Receive Character, an interrupt Con First Receive Character, an interrupt can occur from Special Receive conditions (except Parity Error) after the first receive character interrupt (example: Receive Overrun interrupt).

The main function of the External/Status interrupt is to monitor the signal transitions of the CTS, DCD and RI pins; however, an External/Status interrupt is also caused by the detection of a Break sequence in the data stream. The interrupt caused by the Break sequence has a special feature that allows the Z-80 DART to interrupt when the Break sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Break condition.

CPU/DMA BLOCK TRANSFER. The Z-80 DART provides a Block Transfer mode to accommodate CPU block transfer functions and DMA block transfers (Z-80 DMA or other designs). The Block Transfer mode uses the W/RDY output in conjunction with the Wait/Ready bits of Write Register 1. The W/RDY output can be defined under software control as a Wait line in the CPU Block Transfer mode or as a Ready line in the DMA Block Transfer mode.

To a DMA controller, the Z-80 DART Ready output indicates that the Z-80 DART is ready to transfer data to or from memory. To the CPU, the Wait output indicates that the Z-80 DART is not ready to transfer data, thereby requesting the CPU to extend the I/O cycle. Internal

Architecture

# 280 DANT

# The device internal structure includes a 2-80 CPU interface, internal control and interrupt logic, and two full-duplex channels. Each channel contains read and write registers, and discrete control and status logic that provides the interface to modems or other external devices.

The read and write register group includes five 8-bit control registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through Read Register 2 in Channel B. The registers for both channels are designated as follows:

WR0-WR5 — Write Registers 0 through 5 RR0-RR2 — Read Registers 0 through 2

The bit assignment and functional grouping of each register is configured to simplify and

**Data Path.** The transmit and receive data path illustrated for Channel A in Figure 4 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to organize the programming process.

The logic for both channels provides formats, bit synchronization and validation for data transferred to and from the channel interface. The modem control inputs Clear to Send (CTS), Data Carrier Detect (DCD) and Ring Indicator (RI) are monitored by the control logic under program control. All the modem control signals are general purpose in nature and can be used for functions other than modem control.

For automatic interrupt vectoring, the interrupt control logic determines which channel and which device within the channel has the highest priority. Priority is fixed with Channel A assigned a higher priority than Channel B; Receive, Transmit and External/Status interrupts are prioritized in that order within each channel.

service a Receive Character Available interrupt in a high-speed data transfer.

The transmitter has an 8-bit transmit data register that is loaded from the internal data bus, and a 9-bit transmit shift register that is loaded from the transmit data register.




Figure 4. Data Path

Read, Write and Interrupt Timing **Read Cycle.** The timing signals generated by a Z-80 CPU input instruction to read a Data or

Write Cycle. Figure 5b illustrates the timing and data signals generated by a 2-80 CPU out-

**Interrupt Acknowledge Cycle.** After receiving an Interrupt Request signal (INT pulled Low), the Z-80 CPU sends an Interrupt Acknowledge signal (MI and IORQ both Low). The daisy-chained interrupt circuits determine the highest priority interrupt requestor. The IEI of the highest priority peripheral is terminated High. For any peripheral that has no interrupt pending or under service, IEO = IEI. Any peripheral that does have an interrupt pending or under service forces its IEO Low.

**Return From Interrupt Cycle.** Normally, the Z-80 CPU issues an RETI (Return From Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interrupt-under-service latch to terminate the interrupt that has just been processed. Status byte from the Z-80 DART are illustrated in Figure 5a.

put instruction to write a Data or Control byte into the Z-80 DART.

To insure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while MI is Low. When IORO II Low, the highest priority interrupt requestor (the one with IEI High) places its interrupt vector on the data bus and sets its internal interrupt-under-service latch.

Refer to the Z-80 SIO Technical Manual for additional details on the interrupt daisy chain and interrupt nesting.

When used with other CPUs, the Z-80 DART allows the user to return from the interrupt cycle with a special command called "Return From Interrupt" in Write Register 0 of Channel A. This command is interpreted by the Z-80 DART in exactly the same way it would interpret an RETI command on the data bus.




Figure 5a. Bond Cycle




Figure 5c. Interrupt Acknowledge Cycle





Figure 5b. Write Cycle





2044-008, 009, 010, 011

"Reproduced by permission #1963 Zilog, Inc. This material shall not be reproduced without, the written consent of Zilog, Inc." To program the Z-80 DART, the system program first issues a series of commands that initialize the basic mode and then other commands that qualify conditions within the selected mode. For example, the character length, clock rate, number of stop bits, even or odd parity are first set, then the Interrupt mode and, finally, receiver or transmitter enable.

Write Registers. The Z-80 DART contains six registers (WR0-WR5) in each channel that are programmed separately by the system program to configure the functional personality of the channels (Figure 4). With the exception of WR0, programming the write registers requires two bytes. The first byte contains three bits  $(D_0 \cdot D_2)$  that point to the selected register; the second byte is the actual control word that is written into the register to configure the Z-80 DART.

WR0 is a special case in that all the basic commands ( $CMD_0$ - $CMD_2$ ) can be accessed with a single byte. Reset (internal or external) initializes the pointer bits  $D_0$ - $D_2$  to point to WR0. This means that a register cannot be

**Read Registers.** The Z-80 DART contains three registers (RR0-RR2) that can be read to obtain the status information for each channel (except for RR2, which applies to Channel II only). The status information includes error conditions, interrupt vector and standard communications-interface signals.

To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing an input instruction, the contents of the addressed read register can be read by the CPU. Both channels contain command registers that must be programmed via the system program prior to operation. The Channel Select input ( $B/\overline{A}$ ) and the Control/Data input ( $C/\overline{D}$ ) are the command structure addressing controls, and are normally controlled by the CPU address bus.

pointed to in the same operation as a channel reset.


#### Write Register Functions

- WR0 Register pointers, initialization commands for the various modes, etc.
- WR1 Transmit/Receive interrupt and data transfer mode definition.
- WR2 Interrupt vector (Channel B only)
- WR3 Receive parameters and control
- WR4 Transmit/Receive miscellaneous parameters and modes
- WR5. Transmit parameters and controls

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

#### **Read Register Functions**

- RRO Transmit/Receive buffer status, interrupt status and external status
- RR1 Special Receive Condition status
- RR2 Modified interrupt vector (Channel # only)



2044-004, 005

"Reproduced by permission #1983 Zilog, Inc. This material shall not be reproduced without the written consent of Zilog, Inc."

Absolute Maximum Ratings	with respe Operating Temperate	an all inputs and outputs ct to GND0.3 V to +7.0 V Ambient As Specified in areOrdering Information emperature65°C to +150°C	Stresses greater than those listed under Absolute Max mum Ratings may cause permanent damage to the device This is a stress rating only; operation of the device at an condition above those indicated in the operational section of these specifications is not implied. Exposure to absolu maximum reling conditions for extended periods may aff device reliability.						
Charae-	following noted. Al (0 V). Poi enced pix ranges ar \$ \$^* = ( +4.75 \$ \$E^* = - +4.75 \$ \$M^* =	haracteristics below apply for the test conditions, unless otherwise I voltages are referenced to GND hitive current flows into the refer- h. Available operating temperature e: )°C to $+70$ °C, $V \le V_{CC} \le +5.25$ V -40°C to $+85$ °C, $V \le V_{CC} \le +5.25$ V -55°C to $+125$ °C, $I \le V_{CC} \le +5.5$ V	"See Ordering Information section for package temperature sampe and product member.						
DC	Symbol	Parameter	Min	Max	Unit	Test Condition			
teristics	VILC	Clock Input Low Voltage	-0.3	+0.45	Y				
	VIHC	Clock Input High Voltage	V <sub>CC</sub> -0.6	+5.5	v				
	VIL	Input Low Voltage	-0.3	+0.8	V				
	VIH	Input High Voltage	+ 2.0	+ 5.5	v				
	VOL	Output Low Voltage		+0.4	v	$I_{OL} = 2.0 \text{ mÅ}$			
	VOH	Output High Voltage	+2.4		V	I <sub>OH</sub> = -250 µJ			
	IL.	Input/3-State Output Leakage Current	-10	+10	- "А	0.4 <v<2.4v< td=""></v<2.4v<>			
	IL(BI)	RI Pin Leakage Current	-40	+10	μŘ	0.4 <v<2.4v< td=""></v<2.4v<>			
	Loc	Power Supply Current		100	mA				

 $\frac{I_{CC}}{T_{A}} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = +5V, \pm 5\%$ 

.

8085-0006


"Reproduced by permission +1963 Zilog, Inc. This material shall not be reproduced without the written consent of Zilog, Inc."

i

95

280 DART

AC Electrical Characteristics



 $\cong$ 

-5

famber	Symbol	Parameter	2-80 Min	DART Max		DART Max	Z-80B Min	DART* Max
1	TcC	Clock Cycle Time	400	4000	250	4000	165	4000
2	TwCh	Clock Width (High)	170	2000	105	2000	70	2000
3	TfC	Clock Fall Time		30		30		15
4	TrC	Clock Rise Time		30		30		)5
5	-TwCl	-Clock Width (Low)		-2000-		-2000	70	-2000-
6	TsAD(C)	CE, C/D, B/A to Clock 1 Setup Time	160		145		60	
7	ĨsCS(C)	IORQ, RD to Clock † Setup Time	240		115		60	
8	TdC(DO)	Clock 1 to Data Out Delay		240		220		150
9	TaDI(C)	Data In to Clock 1 Setup Time (Write or M1 Cycle)	50		50		30	
10	-TdRD(DOz)	-RD 1 to Data Out Float Delay		-230-		-110-		
11	TdIO(DOI)	IORQ I to Data Out Delay (INTACK Cycle)		340		160		100
12	TsM1(C)	MI to Clock 1 Setup Time	210		90		75	
13	TelEl(IO)	IEI to IORQ I Setup Time (INTACK Cycle)	200		140		120	
14	TdM1(IEO)	MI I to IEO I Delay (interrupt before MI)		300		190		160
15	-TdIEI(IEOr)	-IEI 1 to IEO † Delay (after ED decode)		-150-		-100-		
16	TdIEI(IEO!)	IEI I to IEO I Delay		150		100		70
17	TdC(INT)	Clock 1 to INT   Delay		200		200		150
18	TdIO(W/RWI)	IORQ I or CE I to W/RDY I Delay (Wait Mode)		300		210		.175
19	TdC(W/RR)	Clock I to W/RDY I Delay (Ready Mode)		120		120		100
20	TdC(W/RWz)	Clock I to W/RDY Float Delay (Wait Mode)		150		130		110

(Units in ns.

\_


96

"Reproduced by permission #1983 Zilog, Inc. This material shall not be reproduced without the written consent of Zilog, Inc."

4

i

AC Electrical Characteristics (Continued)



Humber	Symbol	Parameter	Z-80 Min	DART Max		DART Max	Z-80B Min	DART <sup>1</sup> Max	Notes
1	TwPh	Pulse Width (High)	200		200		200		2
2	TwPI	Pulse Width (Low)	200		200		200		
3 .	TeTzC	TxC Cycle Time	400	89	400	œ	330		2
4	TwTxCl	TxC Width (Low)	180	çe	180	<b>Q0</b>	100	-	2
5	-TwTxCh ——	TxC Width (High)					-100 -		
-6	TdTxC(TxD)	TxC I to TxD Delay		400		300		220	2
7	TdTxC(W/RRi)	TxC I to W/RDY I Delay (Ready Mode)	5	9	5	9	5	9	3
8	TdTxC(INT)	TxC I to INT   Delay	5	9		9	5	9	3
9	TeRzC	RxC Cycle Time	400	-00	100	09	330	-00	2
10	-TwRxCi	RxC Width (Low)					100		-2-
- 11	TwRxCh	RxC Width (High)	180	00	180	09	100	00	2
12	TsRxD(RxC)	RxD to RxC   Setup Time (x1 Mode)	0		0		0		2
13	ThRxD(RxC)	RxD Hold Time (x1 Mode)	140		140		100		2
14	TdRxC(W/RRi)	RxC t to W/RDY I Delay (Ready Mode)	10	13	10	13	10	13	3
15	TdRsC(INT)	RxC 1 to INT   Delay	10	13	10	13	10	13	Э

NOTES:

In all modes, the System Clock rate must be at least live times the mouthum data rate. RESET must be active a minimum of one complete clock cycle.

Timings are preliminary and subject to shange.
 Units in natioseconds (ns).
 Units equal to System Clock Periods.

97

280 DANT

Product Number	Package/ Temp	Speed	Description	Product Number	Package/ Temp	Speed	Description
<b>ZB</b> 470	CE	2.5 MHz	Z80 DART (40-pin)	<b>ZB47</b> 0Å	CS	4.0 MHz	280A DART (40-pin)
28470	CM	2.5 MHz	Same as above				
28470	СМВ	2.5 MHz	Same as above	<b>2847</b> 0Å	DE	4.0 MHz	Same as above
<b>ZB4</b> 70	CS	2.5 MHz	Same as above	<b>Z8470Å</b>	DS	4.0 MHz	Same as above
Z8470	DE.	2.5 MHz	Same as above	<b>ZB470</b> Å	PE	4.0 MHz	Same as above
28470	DS	2.5 MHz	Same as above	28470A	PS	4.0 MHz	Same as above
28470	PE	2.5 MHz	Same as above	<b>ZB47</b> 0B	CE	6.0 MHz	280B DART (40-pin)
<b>ZB4</b> 70	PS	2.5 MHz	Same as above	28470B	CS	6.0 MHz	Same as above
28470A	CE	4.0 MHz	280A DART (40-pin)	28470B	DS	6.0 MHz	Same as above
<b>Z847</b> 0A	СМ	4.0 MHz	Same as above	<b>ZB47</b> 0B	PS	6.0 MHz	Same as above
<b>Z84</b> 70A	СМВ	4.0 MHz	Same as above				

\*NOTES: C = Constant, D = Condqu, P = Plaster; E = -40°C to +85°C, M = -55°C to +125°C, MB = -55°C to +125°C with MIL-STD-863 Class B processing, S = 0°C to +70°C.

00-2044-02

22

"Reproduced by permission #1963 ZHog, inc. This material shall not be reproduced without the written consent of ZHog, Inc."

i

••

\_\_\_\_

# Vestern digital



# FEATURES

- 28 PIN DIP
- SINGLE 5V SUPPLY
- BUILT-IN DATA SEPARATOR
- BUILT-IN WRITE PRECOMPENSATION
- 5¼ " SINGLE AND DOUBLE DENSITY
- MOTOR CONTROL
- 128, 256, 512 OR 1024 SECTOR LENGTHS

n


- TTL COMPATIBLE
- 8 BIT BIDIRECTIONAL DATA BUS
- **TWO VERSIONS AVAILABLE** • WD1770 = STANDARD 179X STEP RATES WD1772 = FASTER STEP RATES

#### DESCRIPTION

The WD1770 is a MOS/LSI device which performs the functions of a 51/4 " Floppy Disk Controller/Formatter. It is similar to its predecessor, the WD179X, but also contains a digital data separator and write precompensation circuitry. The drive side of the interface needs no additional logic except for buffers/ receivers. Designed for 5¼ " single or double density operation, the device contains a programmable Motor On signal.

The WD1770 is implemented in NMOS silicon gate technology and is available in a 28 pin dual in-line.

The WD1770 is a low cost version of the FD179X Floppy Disk Controller/Formatter. II is compatible with the 179X, but has a built-in digital data separator and write precompensation circuits. A single read line (RD, Pin 19) III the only input required to recover



serial FM or MFM data from the disk drive. The device has been specifically designed for control of 51/4" floppy disk drives with data rates of 125 KBits/Sec (single density) and 250 KBits/Sec (double density). In addition, write precompensation of 125 Nsec from nominal can be enabled at any point through simple software commands. Another programmable feature, Motor On, has been incorporated to enable the spindle motor automatically prior to operating a selected drive.


Two versions of the WD1770 are available. The standard version is compatible with the 179X stepping rates, while the WD1772 offers stepping rates of 2, 3, 5 and 6 maec,

The processor interface consists of an 8-bit bidirectional bus for transfer of status, data, and commands. All host communication with the drive occurs through these data lines. They are capable of driving one standard TTL load or three "LS" loads.

June, 1983

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION			
1	CHIPSELECT	CS	A logic low on this input selects the chip and enable Host communication with the device.			
2	READWRITE	₩W	A logic high on this input controls the placement of data on the D0-D7 lines from a selected register, while a logic low causes a write operation to a selected register.			
3,4	ADDRESS 0,1	A0, A1	These two inputs select a register to Read/Write data: $\overline{CS}$ A1 A0 $R/\overline{W} = 1$ $R/\overline{W} = 0$			
			0     0     0     Status Reg     Command Reg       0     1     1     Track Reg     Track Reg       0     1     0     Sector Reg     Sector Reg       0     1     1     Data Reg     Data Reg			
5-12	DATA ACCESS LINES 0 THROUGH 7	DALO-DAL7	Eight bit bidirectional bus used for transfer of data, control, or status, This bus is enabled by CS and RW. Each line will drive one TTL load.			
13	MASTER RESET	MR	A logic low pulse on this line resets the device and initializes the status register (Internal pull-up			
14	GROUND	GND	Ground.			
15	POWER SUPPLY	Vcc	+ 5V ± 5% power supply input.			
16	STEP	STEP	The Step output contains a pulse for each step of the drive's 8/W head. The WD1770 and WD1772 offer different step rates.			
17	DIRECTION	DIAC	The Direction output is high when stepping in towards the center of the diskette, and low when stepping out.			
18	CLOCK	CLK	This input requires a free-running 50% duty cycle clock (for internal timing) at 8 MHZ ± 1%.			
19	READ DATA	RD	This active low input is the raw data line containing both clock and data pulses from the drive.			
20	MOTOR ON	MO	Active high output used to enable the spindle motor prior to read, write or stepping opera- tions,			
21	WRITE GATE	WG	This output is made valid prior to writing on the diskette.			
22		WD	FM or MFM clock and data pulses are placed on this line to be written on the diskette.			
23	TRACK 00	TROO	This active low input informs the WD1770 that the drive's R/W heads are positioned over Track zero (internal pull-up).			
24	INDEX PULSE	면	This active low input informs the WD1770 when the physical index hole has been encountered on the diskette (internal pull-up).			
25	WHITE PROTECT	WPRT	This input is sampled whenever a Write Command is received. A logic low on this line will prevent any Write Command from executing (internal pull-up).			
26	DOUBLE DENSITY ENABLE	DDEN	This input pin selects either single (FM) or double (MFM) density. When DDEN = 0, double density is selected (internal pull-up).			

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
27	DATA REQUEST	DRQ	This active high output indicates that the Data Register is full (on a Read) or empty (on a Write operation).
28	INTERRUPT REQUEST	INTRO	This active high output is set at the completion of any command or reset a read of the Status Register.



# WD1770 SYSTEM BLOCK DIAGRAM

# ARCHITECTURE

The Floppy Disk Formatter block diagram is illustrated on page 4. The primary sections include the parallel processor interface and the Floppy Disk interface.

Data Shift Register — This 8-bit register assembles serial data from the Read Data input (RD) during Read operations and transfers serial data to the Write Data output during Write operations,

Data Register — This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations, the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations, Information II transferred In parallel from the Data Register to the Data Shift Register.

When executing the Seek command, the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

Track Register — This 8-bit register holds the track number of the current Read/Write head position. II is incremented by one every time the head is stepped in and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.

Sector Register (SR) — This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR) — This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force Interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

Status Register (STR) — This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.


CRC Logic — This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:

 $G(x) = x^{16} + x^{12} + x^5 + 1.$ 

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

Arithmetic/Logic Unit (ALU) -- The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

Reproduced with permission from Western Digital Corporation





Timing and Control — All computer and Floppy Disk interface controls are generated through this logic. The internal device timing is generated from an external crystal clock. The FD1770 has two different modes of operation according to the state of DDEN. When  $\overline{\text{DDEN}} = 0$ , double density (MFM) is enabled. When  $\overline{\text{DDEN}} = 1$ , single density is enabled.

AM Detector — The address mark detector detects ID, data and index address marks during read and write operations.

**Deta Separator** — A digital data separator consisting of a ring shift register and data window detection logic provides read data and a recovery clock to the AM detector.

1

# PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the WD1770. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and RW = 1 are active or act as input receivers when CS and RW = 0 are active.

When transfer of data with the Floppy Disk Controller Is required by the host processor, the device address is decoded and CS is made low. The address bits A1 and A0, combined with the signal R/W during a Read operation or Write operation are interpreted as selecting the following registers:

Reproduced with permission from Western Digital Corporation

AI	• <b>A</b> 0	READ (R/W = 1)	WRITE (R/W = 0)
0	0	Status Register	Command Register
0	1	Track Register	Track Register
1	0	Sector Register	Sector Register
1	1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the WD1770 and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operations continues until the end of sector is reached.

On Disk Write operations the Data Request Is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor if new data is not loaded at the time the next serial byte is required by the Floppy Disk, I byte of zeroes is written on the diskette and the Lost Data Is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

The WD1770 has two modes of operation according to the state DDEN (Pin 26). When DDEN = 1, single density is selected. In either case, the CLK input (Pin 18) III at 8 MHZ

# **GENERAL DISK READ OPERATIONS**

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1." For MFM formats, DDEN should be placed to a logical "0." Sector lengths are determined at format time by the fourth byte in the "ID" field.

SECTOR LENGTH TABLE				
SECTOR LENGTH FIELD (HEX)	NUMBER OF BYTES IN SECTOR (DECIMAL)			
00	128			
01	256			
02	512			
03	1024			

The number of sectors per tract as far as the WD1770 is concerned can be from 1 to 255 sectors. The

number of tracks as far as the WID1770 is concerned is from 0 to 255 tracks.

# **GENERAL DISK WRITE OPERATION**

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to enoneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the device before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect Input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set.

For Write operations, the WD1770 provides Write Gate (Pin 21) to enable a Write condition, and Write Data (Pin 22) which consists of a series of active high pulses. These pulses contain both Clock and Data information in FM and MFM. Write Data provides the unique missing clock patterns for recording Address Marks.

The Precomp Enable bit in Write commands allow automatic Write precompensation to take place. The outgoing Write Data stream is delayed or advanced from nominal by 125 nanoseconds according to the following table:

PATTERN				MFM	FM		
X X 0 1	1 0 0	1 0 0	0 1 1 0	Early Late Early Late	N/A N/A N/A N/A		
Next Bit to be sent Current Bit sending Previous Bits sent							

Precompensation is typically enabled on the innermost tracks where bit shifts usually occur and bit density is at its maximun.

# COMMAND DESCRIPTION

The WD1770 will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 1.

Reproduced with permission from Western Digital Corporation

#### **COMMAND SUMMARY**

					ÐF	rs -			
TYP	E COMMAND	7	6	5	4	3	2	1	0
1	Restore	0	0	0	0	h	٧	11	Ð
1	Seek	0	0	0	1	h	V	11	10
1	Step	0	0	1	u	h	V	Γţ.	ro.
1	Step-in	0	1	0	u	h	V	11	Ð
1	Step-out	0	1	1	<b>U</b>	h.	V	11	10
	Read Sector	1	0	0	m	h	E	0	0
11	Write Sector	1	0	1	m	h	E	P	80
10	Read								-
	Address	1	1	0	0	h.	E	0	0
HI	Read Track	1	1	1	0	h	E	0	0
lii	Write Track	1	1	1	1	h	Ε	Ρ	0
IV	Force								
	Interrupt	1	, 1	0	1	lg.	12	15	lo.

# FLAG SUMMARY

YPE	1 CON	IMANDS	
	itotor C	In Flag (Bit 3)	
1 = 0	, Enabl	le Spin-Up Seque	nce
$i \equiv 1$	, Disat	ble Spin-Up Seque	eonce
	la dha P		
		lag (Bit 2)	
= (	, No V	erity	
± 1	i. Verit	on Destination 1	TBCK
		oping Rate (Bits 1	
1, <b>1</b> 0	= Ste 70	oping Rate (Bits 1	,0)
<u>1, 10</u> 11,	= Ste 70	oping Rate (Bits 1 WD1770	,0) WD1772
1, <b>10</b> 11, 0	= Ste R) 0	WD1770 8 ms	, 0) WD1772 2 ms
1, 10 11, 11, 0 0	= Ster	WD1770 8 ms 12 ms	, 0) WD1772 2 ms 3 ms
1, 10 1, 10 1 1 1	= Ster	900 Parts (Bits 1 WD1770 8 ms 42 ms 20 ms 30 ms	.0) WD1772 2 ms 3 ms 5 ms
1, 10 1, 10 1 1 1	= Ster	By the second se	.0) WD1772 2 ms 3 ms 5 ms
1, 10 1, 10 0 1 1 1 1	= Ster	oping Rate (Bits 1 WD1770 8 ms 42 ms 20 ms 30 ms Fiag (Bit 4)	.0) WD1772 2 ms 3 ms 5 ms

# TYPE II & III COMMANDS

m = Multiple Sector Flag (Bit 4)	_
m = 0, Single Sector	
m = 1, Multiple Sector	
ag = Data Address Mark (Bit 0)	
ao = 0, Write Normal Data Mark	
a <sub>0</sub> = 1, Write Deleted Data Mark	
E = 30ms Settling Delay (Bit 2)	
E == 0, No Delay	
E = 1, Add 30ms Delay	
P = Write Precompensation (Bit 1)	

# P = 0, Enable Write Precomp

P = 1, Disable Write Precomp

# TYPE IV COMMANDS

# 13-In Interrupt Condition (Bits 3-0)

- In = 1, Don't Care
- In = 1, Don't Care

12 = 1, Interrupt on Index Puise

- 13 = 1, Immediate Interrupt
- I3-I0 = 0, Terminate without Interrupt

# TYPE I COMMANDS

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (rg,rj), which determines the stepping motor rate.

A  $4\mu$ s (MFM) or II  $\mu$ s (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output. The chip will step the drive in the same direction it last stepped unless the command changes the direction.

The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 24µs before the first stepping pulse is generated.

After the last directional step an additional 30 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. There is also a 30 ms head settling time if the E flag is set in any Type II or III command.

When a Seek, Step or Restore command is executed, an optional verification of Read/Write head position can be performed by satting bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 30 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRO is generated with no errors. III there is a match but not a valid CRC, the CRC error status bit is set (Status Bit 3), and the next encountered ID field is read from the disk for the verification operation.


The WD1770 must find an ID field with correct track number and correct CRC within 5 revolutions of the media, otherwise the seek error is set and an INTRQ is generated. If V = 0, no verification is performed.

All commands, except the Force Interrupt command, may be programmed via the h Flag to delay for spindie motor start up time. If the h Flag is set and the Motor On line (Pin 20) is low when a command is received, the WD1770 will force Motor On to a logic 1 and wait III revolutions before executing the command. At 300 RPM, this guarantees a one second spindle start up time. If after finishing the command, the device remains idle for 10 revolutions, the Motor

Reproduced with permission from Western Digital Corporation On line will go back to a logic 0. If a command is Issued while Motor On Is high, the command will execute immediately, defeating the 6 revolution start up. This feature allows consecutive Read or Write commands without waiting for motor start up each time; the WD1770 assumes the spindle motor is up to speed.

# **RESTORE (SEEK TRACK 0)**

Upon receipt of this command, the Track 00 (TR00) input is sampled. If TR00 is active low indicating the Read/Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If TR00 is not active low, stepping pulses (Pin 16) at a rate specified by the  $r_1$ , $r_0$  field are issued until the TR00 input is activated.




7

Reproduced with permission from Western Digital Corporation At this time, the Track Register is loaded with zeroes and an interrupt is generated. If the TROO input does not go active low after 255 stepping pulses, the WD1770 terminates operation, interrupts, and sets the Seek error status bit, providing the V flag is set. If verification operation also takes place if the V flag is set. The h bit allows the Motor On option at the start of command.

# **SEEK**

This command assumes that the Track Register contains the track number of the current position of the Read/Write head and the Data Register contains the desired track number. The WD1770 will update the Track Register and issue stepping pulses in the appropriate direction until the contents of the Track Register are equal to the contents of the Data Register (the desired track location). A verification



TYPE I COMMAND FLOW

operation takes place if the V flag is on. The h bit allows the Motor On option at the start of the command. An interrupt iii generated at the completion of the command. Note: When using multiple drives, the track register must be updated for the drive selected before seeks are issued.

#### STEP

Upon receipt of this command, the WD1770 issues one stepping putse to the disk drive. The stepping motor direction is the same as in the previous step command. After a defay determined by the r1, r0 field, a verification takes place if the V flag is on, if the iii flag is on, the Track Register is updated. The iii bit allows the Motor On option iii the start of the command. An interrupt is generated at the completion of the command.

# STEP-IN

Upon receipt of this command, the WD1770 Issues one stepping pulse in the direction towards track 76. If the U flag iii on, the Track Register is incremented by one. After a delay determined by the  $r_1$ , $r_2$  field, a verification takes place if the V flag is on. The h bit allows the Motor On option at the start of the command. An interrupt is generated at the completion of the command. ċ

# STEP-OUT


Upon racelpt of this command, the WD1770 issues one stepping pulse in the direction towards track 0. If the U flag iii on, the Track Register is decremented by one. After delay determined by the r1.r0 field, a verification takes place if the V flag is on. The h bit allows the Motor On option at the start of the command. An Interrupt is generated at the completion of the command.

# TYPE II COMMANDS

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status bit is set. If the E flag = 1 the command will execute after a 30 msec delay.

When an ID field is located on the disk, the WD1770 compares the Track Number on the ID field with the Track Register. If there is not a match, the next encountered ID field in read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register if there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The WD1770 must find an ID field with a Track number, Sector number, and CRC within four revolutions of the disk, other-

Reproduced with permission from Western Digital Corporation



# **TYPE II COMMAND**

wise, the Record not found status bit is set (Status Bit 4) and the command is terminated with an interrupt (INTRO).

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m = 0, a single sector is read or written and an interrupt **iii** generated at the completion of the command. If m = 1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The WD1770 will continue to read or write multiple records and update the sector register in numerical ascending sequence until the sector register exceeds the number of sectors on the track or until the Force interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

For example: If the WD1770 is instructed to read sector 27 and there are only 26 on the track, the sector register exceeds the number available. The WD1770 will search for 5 disk revolutions, interrupt out, reset busy, and set the record not found status bit.

# **READ SECTOR**

Upon receipt of the Read Sector command, the Busy status bit is set, and when a ID field is encountered that has the correct track number, correct sector number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the ID field is searched for and verified again followed by the Data Address Mark search. If after 5 revolutions the DAM cannot be found, the Record Not Found status bit is set and the operation is terminated. When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the computer has not read the previous contents of the DR before a new character is transferred that character is lost and the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it a multiple record command).


At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown:

STATUS BIT 5	
1	Deleted Data Mark
0	Data Mark

# WRITE SECTOR

Upon receipt of the Write Sector command, the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, and correct CRC, a DRQ is generated. The WD1770 counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated

Reproduced with permission from Western Digital Corporation



Ļ

**TYPE II COMMAND** 

and the Lost Data status bit ill set. If the DRQ has been serviced, the WG is made active and six bytes of zeroes in single density and 12 bytes in double density are then written on the disk. At this time, the Data Address Mark is then written on the disk as determined by the an field of the command as shown below;

40	DATA ADDRESS MARK (BIT O)
1	Deleted Data Mark
0	Data Mark ·


16

¢

The WD1770 then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit

Reproduced with permission from Western Digital Corporation

angeboon a



-76

÷


Ð

e

11

Reproduced with permission from Western Digital Corporation

Loff Marries



ş.

÷

i...

**TYPE & COMMAND** 

12

Reproduced with permission from Western Digital Corporation

- REALTER

Same Street

is set and a byte of zeroes is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated. INTRQ will set 24µsec (MFM) after the last CRC byte is written. For partial sector writing, the proper method is to write data and fill the balance with zeroes.

### TYPE III COMMANDS

### Read Address

Upon receipt of the Read Address command, the Busy Status Bit is set. The next encountered ID field is then read in from the disk, and six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

 TRACK ADDR	SIDE NUMBER	SECTOR ADDRESS			CRC 2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the WD1770 checks for validly and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register so that a comparison can be made by the user. At the end of the operation an Interrupt is generated and the Busy Status is reset.

#### **Read Track**

Upon receipt of the READ track command, the head is loaded and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. All Gap, Header, and data bytes are assembled and transferred to the data register and DRQ's are generated for each byte. The accumulation of bytes is synchronized to each address mark encountered. An Interrupt is generated at the completion of the command. This command has several characteristics which make II suitable for diagnostic purposes. They are: no CRC checking is performed; gap information is included in the data stream; and the address mark detector is on for the duration of the command. Because the AM detector is always on, write splices or noise may cause the chip to look for an AM.

The ID AM, ID field, ID CRC bytes, DAM, Data, and Data CRC Bytes for each sector will be correct. The Gap Bytes may be read incorrectly during write-splice time because of synchronization.

### WRITE TRACK FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under DMA with II large amount of memory. Data and gap information must be provided at the computer interface. Formatting the disk is accomplished by positioning the F/W bead over the desired track number and issuing the Write Track command.

Upon receipt of the Write Track command, the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, if which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been toaded into the Data Register. If the DR has not been toaded within 3 byte times, the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeroes is substituted.


This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the WD1770 detects a data pattern of F5 through FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation.

IN DR (HEX)	IN FM (DDEN = 1)	IN MFM (DDEN = 0)
00 thru F4	Write 00 thru F4 with CLK = FF	Write 00 thru F4. In MFM
F5	Not Allowed	Write A1* In MFM, Present CRC
F6	Not Allowed	Write C2** In MFM
F7	Generate 2 CRC bytes	Generate 2 CRC bytes
F8 thru FB	Write F8 thru FB, CLK = C7, Preset CRC	Write F8 thru FB, in MFM
FC	Write FC with CLK = D7	Write FC In MFM
FD	Write FD with CLK = FF	Write FD in MFM
FE	Write FE, CLK = C7, Preset CRC	Write FE in MFM
FF	Write FF with CLK = FF	Write FF in MFM

\*\* Missing clock transition between bits 3 and 4.

13

Reproduced with permission from Western Digital Corporation



TYPE III COMMAND WRITE TRACK


Reproduced with permission from Western Digital Corporation

2 N - 4 - 14

. .

and the second s

and the second states of the



ъð

 $\vec{\Omega}$ 

÷-

1

TYPE III COMMAND WRITE TRACK

Reproduced with permission from Western Digital Corporation

- -

в. . . .

The CRC generator is initialized when any data byte from III to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 through FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

#### TYPE IV COMMANDS

The Forced Interrupt command is generally used to terminate a multiple sector read or write command or to insure Type I status in the status register. This command can be loaded into the command register at any time. If there is a current command under execution (busy status bit set) the command will be terminated and the busy status bit reset.

The lower four bits of the command determine the conditional interrupt as follows:

- 10 = Don'i Care
- In = Don't Care
- 12 = Every Index Pulse
- 13 = Immediate Interrupt

The conditional interrupt is enabled when the corresponding bit positions of the command (13-10) are set to a 1. Then, when the condition for interrupt is met, the INTRO line will go high signifying that the condition specified has occurred. If I3-ig are all set to zero (HEX D0), no interrupt will occur but any command presently under execution will be immediately terminated. When using the immediate interrupt condition (is = 1) an interrupt will be immediately generated and the current command terminated. Reading the status or writing to the command register will not automatically clear the interrupt. The HEX D0 is the only command that will enable the immediate interrupt (HEX D8) to clear on a subsequent load command register or read status register operation. Follow a HEX D8 with D0 command.

Wait 16 micro sec (double density) or 32 micro sec (single density) before issuing a new command after issuing a forced interrupt. Loading a new command sconer than this will nullify the forced interrupt.

Forced interrupt stops any command at the end of an internal micro-Instruction and generates INTRO when the specified condition is met. Forced interrupt will wait until ALU operations in progress are complete (CRC calculations, compares, etc.).

#### Status Register

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The user has the option of reading the status register through program control or using the DRQ line with DMA or Interrupt methods. When the Data register is read the DRQ bit in the status register and the DRQ line are automatically reset. A write to the Data register also causes both DRQ's to reset.

The busy bit in the status may be monitored with a user program to determine when a command is complete, in lieu of using the INTRO line. When using the INTRO, a busy status check is not recommended because a read of the status register to determine the condition of busy will reset the INTRO line.

The format of the Status Register is shown below:

(BITS)							
7	6	5	4	3	2	1	0
57	<b>S6</b>	S5	<b>S4</b>	<b>S</b> 3	S2	S1	S0

#### **RECOMMENDED - 128 BYTES/SECTOR**

Shown below is the recommended single-density format with 128 bytes/sector, in order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one Data Request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
40	FF (or 00)
6	00
1	FE (ID Address Mark)
1	Track Number
1	Side Number (00 or 01)
1	Sector Number (1 thru 1A)
1	00 (Sector Length)
1 1	F7 (2 CRC's written)
1 11	FF (or 00)
6	00 0
1 1	FB (Data Address Mark)
128	Data (IBM uses E5)
1	F7 (2 CRC's written)
10	FF (or 00)
369**	FF (or 00)

\*Write bracketed field 16 times.


\*\*Continue writing until WD1770 interrupts out. Approx. 369 bytes.

### 256 BYTES/SECTOR

Shown below is the recommended dual-density format with 256 bytes/sector. In order to format a diskette the user must issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

Reproduced with permission from Western Digital Corporation

Attan Alfred to



4

d)

ţ

ŵ

4

...

Reproduced with permission from Western Digital Corporation

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
00	4E
12	00
3	F5 (Writes A1)
1	FE (ID Address Mark)
1	Track Number (0 thru 4C)
1 1	Side Number (0 or 1)
1	Sector Number (1 thru 1A)
1	01 (Sector Length)
1	F7 (2 CRC's written)
22	4E
12	00
3	F5 (Writes A1)
1	FB (Data Address Mark)
256	DATA
1	F7 (2 CRC's written)
24	4E
668**	4E

"Write bracketed field 16 times.

\*\*Continue writing until WD1770 interrupts out. Approx. 668 bytes,

## 1. Non-Standard Formats

Variations in the recommended formats are possible to a limited extent if the following requirements are mat:

- 1) Sector size must be 128, 266, 512 of 1024 bytee.
- 2) Gap 2 cannot be varied from the recommended format.
- 3) 3 bytes of A1 must be used in MFM.

in addition, the Index Address Mark II not required for operation by the WD1770 Gap 1, 3, and 4 lengths can be as short as 2 bytes for WD1770 operation, however PLL lock up time, motor speed variation, write-splice area, etc. will add more bytes to each gap to achieve proper operation. It is recommended that the recommended format be used for highest system reliability.

	FM	MFM
Gapl	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
•	6 bytes 00	12 bytes 00 3 bytes A1
Gap III**	10 bytes FF • 4 bytes 00	24 bytes 4E 8 bytes 00 3 bytes A1
Gap IV	16 bytes FF	16 bytes 4E

Ś

\*Byte counts must be exact.

\*\*Byte counts are minimum, except exactly 3 bytes of A1 must be written.

BIT NAME	MEANING
S7 MOTOR ON	This bit reflects the status of the Motor On output.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: it Indicates a Write Protect. This bit is reset when updated.
S5 RECORD TYPE/SPIN-UP	When set, this bit indicates that the Motor Spin-Up sequence has completed (6 revolutions) on Type I commands. Type 2 & 3 commands, this bit indicates record Type.0 = Data Mark. 1 = Deleted Data Mark.
S4 RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3 CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA/ TRACK 00	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when update. On Type I commands, this bit reflects the status of the TRACK 00 Pin.
SI DATA REQUEST/ INDEX	This bit is a copy of the DRQ output. When set, II indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated. On Type I commands, this bit indicates the status of the Index Pin.
SO BUSY	When set, command is under execution. When reset, no command is under execution.

### **DC ELECTRICAL CHARACTERISTICS**

### MAXIMUM RATINGS

Storage Temperature	55°C	to +125°C
Operating Temperature	0°C to 7(	)*C Ambient

18

Reproduced with permission from Western Digital Corporation

no production

# DC OPERATING CHARACTERISTICS

# $TA = 0^{\circ}C$ to 70°C, $V_{SS} = 0V$ , $V_{CC} = +5V \pm .25V$

SYMBOL	CHARACTERISTIC	MIN.	MAX.	UNITS	CONDITIONS
HL	Input Leakage		10	μA	VIN = VCC
IOL .	Output Leakage		10	μA	VOUT = VOC
VIH	Input High Voltage	2.0		v	
VIL	Input Low Voltage		0.8	v	
VOH	Output High Voltage	24		v	lo = 100μA
VOL	Output Low Voltage		0.40	v	$i_0 = 1.6  mA$
PD	Power Dissipation		.75	w	
RPU	Internal Pull-Up	100	1700	. مبر	VIN = 0V
ICC .	Supply Current	75 (Typ)	150	mA	

## AC TIMING CHARACTERISTICS

2

eð.

TA = 0°C to 70°C, VSS = 0V, VCC =  $+5V \pm .25V$ 

# **READ ENABLE TIMING** — $\overrightarrow{RE}$ such that : $\overrightarrow{RW} = 1, \overrightarrow{CS} = 0.$

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TRE	RE Pulse Width of CS	150			nsec	CL = 50 pl
TDRR	DRQ Reset from RE		25	100	nsec	
TIRR	INTRO Reset from RE			8000	nsec	
TDV	Data Valid from RE		100	200	RSBC	$G_L = 50  \mathrm{pf}$
TDOH	Data Hold from RE	50		150	nsec	$C_L = 50  pf$


Note: DRQ and INTRQ reset are from rising edge (lagging) of RE, whereas resets are from falling edge (leading) of WE.

# WRITE ENABLE TIMING — $\overline{WE}$ such that : $\overline{RW} = 0$ , $\overline{CS} = 0$ .

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX	UNITS	CONDITIONS
TAS	Setup ADDR to CS	50			nsec	
TSET	Setup R/W to CS	0			nsec	
TAH	Hold ADDR from CS	20			nsec	
THLD	Hold R/W from CS	0			nsec	
TWE	WE Pulse Width	150			nsec	
TDRW	DRQ Reset from WE		100	200	RSBC	
TIRW	INTRO Reset from WE			8000	nsec	
TDS	Data Setup to WE	150			nsec	
TDH	Data Hold from WE	0			risec	

19

Reproduced with permission from Western Digital Corporation



1

1


3

**REGISTER TIMINGS** 

20

Reproduced with permission from Wastern Digital Corporation

an at 64.55



## WRITE DATA TIMING

## WRITE DATA TIMING:

4

10

Z

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Twg	Write Gate to Write Data		4 2	-	µзөс µзөс	FM MFM
Tbc	Write Data Cycle Time		4,6,8		µSec	
Twf	Write Gate off from WD	1.14	4 2		#30C #30C	FM MFM
Twp	Write Data Pulse Width		820 690 570		nsec nsec	Early MFM Nominal MFM Late MFM
	-		1380		nsec	FM

# INPUT DATA TIMING:


SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TPW	Raw Read Pulse Width	200			nsec	
TBC	Raw Read Cycle Time	3000			nsec	

# MISCELLANEOUS TIMING:

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TCD1	Clock Duty (low)	50	67		nsec	
TCD2	Clock Duty (high)	50	67		nsec	
TSTP	Step Pulse Output		4 8		µsec	MFM FM
TDIR	Dir Setup to Step		24 48		µsec	MFM FM
TMR	Master Reset Pulse Width	50			#Sec	
TIP	Index Pulse Width	20			µSec	

Reproduced with permission from Western Digital Corporation

the famous



9

10

the or white

## **MISCELLANEOUS TIMING**

and a

1

22

Reproduced with permission from Western Digital Corporation

